

Cypress Semiconductor is a trademark of Cypress Semiconductor Corporation.

Cypress Semiconductor, 3901 North First St., San Jose, CA 95134 (408) 943-2600 Telex: 821032 CYPRESS SNJ UD, TWX: 910 997 0753, FAX: (408) 943-2741



How To Use This Book

This book has been organized by product type, beginning with Product Information. The products then follow, beginning with SRAMs, then PROMs, EPLDs, LOGIC (FIFO products are included in this section), RISC, Modules, and ECL. A section containing military information is next, followed by the BridgeMOSTM product family, the Cypress programming board, QuickPro, and Cypress' programmable logic design tool, the PLD ToolKit. Within each section, data sheets are arranged in order of part number. Quality and Reliability aspects follow next, then Application Briefs, and finally Thermal Data and Packages.

A Numeric Device Index is included after the Table of Contents that identifies products by numeric order, rather than by device type. To further help you in identifying parts, a Product Line Cross Reference is in the Product Information section. It can be used to find the Cypress part number that is comparable to another manufacturer's part number.

Published February 1, 1989

BridgeMOSTM is a trademark of Cypress Semiconductor Corporation.

[©] Cypress Semiconductor Corporation, 1989. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. "Cypress Semiconductor does not authorize its products for use as critical components in life support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages."

PRODUCTINFORMATION	1
STATIC RAMS	2
PROMS	3
EPLDS	4
LOGIC	5
RISC =	6
MODULES	7
ECL	8
MILITARY	9
BRIDGEMOS ==========	10
OUICKPRO	
PLD TOOLKIT	12
	13
QUALITY AND ELLIABILITY	
APPLICATION BRIEFS	14
PACKAGES	15



Table of Contents

SEMICONDOCTOR		
General Product	Information	Page Number
Cypress Semiconductor	Background	1-1
Cypress Process Techno	logy	1-2
	•	
Product Line Cross Refe	erence	1-8
Static RAMs (Ra	andom Access Memory)	
Device Number	Description	
CY2147		2-1
CY2148		2-6
CY21L48		2-6
CY2149		2-6
CY21L49		2-6
CY6116 CY6117		2-12
CY611/ CY6116A		2-12
CY6117A		2-19
CY7C122		
CY7C122 CY7C123		2-26
CY7C128		2-33
CY7C128A		2-40
CY7C130		
CY7C131		
CY7C140		2-54
CY7C141	1024 x 8 Dual Port Static RAM	
CY7C132	2048 x 8 Dual Port Static RAM	2-65
CY7C136		2-65
CY7C142		2-65
CY7C146		2-65
CY7C147		2-76
CY7C148 CY7C149		2-83
CY7C150		
CY7C157		2-90
CY7C161-10		2-30
CY7C162-10		2-104
CY7C161-20	16,384 x 4 Static RAM Separate I/O	2-110
CY7C162-20	16,384 x 4 Static RAM Separate I/O	2-110
CY7C164-10	16,384 x 4 Static RAM	2-117
CY7C166-10		2-117
CY7C164-20		2-123
CY7C166-20 CY7C167	16,384 x 4 Static RAM with Output Enab.	le2-123
CY7C167A	10,304 x 1 Static RAIVI	
CY7C168		2-138
CY7C169		2-145
CY7C168A		
CY7C169A	4096 x 4 Static RAM	2-152
CY7C170	4096 x 4 Static RAM with Output Enab	le2-159
CY7C170A		le2-165
CY7C171		2-171
CY7C172		2-171
CY7C171A		2-178
CY7C172A CY7C183		
CY7C183 CY7C184		
CY7C185-12		
CY7C186-12		2-193
CY7C185-20		
CY7C186-20		2-199
CV7C197	65 526 m 1 Charles D A M	2.207



Table of Contents (Continued)

Static RAMs (Random Access Memory) (Continued)

Static NAIVIS (Naitu	om Access Memory (Continued)	
Device Number	Description	Page Number
CY7C189	16 x 4 Static RAM	2-215
CY7C190	16 x 4 Static RAM	
CY7C191	65,536 x 4 Static RAM Separate I/O	
CY7C192	65,536 x 4 Static RAM Separate I/O	
CY7C194	65,536 x 4 Static RAM	
CY7C196	65,536 x 4 Static RAM with Output Enable	
CY7C197	262,144 x 1 Static RAM	
CY7C198	32,768 x 8 Static RAM	
CY7C199	32,768 x 8 Static RAM	
CY74S189	16 x 4 Static RAM	
CY27LS03	16 x 4 Static RAM	
CY27S03	16 x 4 Static RAM	
CY27S07	16 x 4 Static RAM	
CY93422A	256 x 4 Static RAM Separate I/O	
CY93L422A	256 x 4 Static RAM Separate I/O	
CY93422	256 x 4 Static RAM Separate I/O	
CY93L422	256 x 4 Static RAM Separate I/O	
CYM1420	128K x 8 Static RAM Module	
CYM1421	128K x 8 Static RAM Module	
CYM1422	128K x 8 Static RAM Module	
CYM1460	512K x 8 Static RAM Module	
CYM1461	512K x 8 Static RAM Module	
CYM1610	16K x 16 Static RAM Module	
CYM1611	16K x 16 Static RAM Module	
CYM1620	64K x 16 Static RAM Module	
CYM1621	64K x 16 Static RAM Module	
CYM1622	64K x 16 Static RAM Module	
CYM1623	64K x 16 Static RAM Module	
CYM1626	64K x 16 Static RAM Module	
CYM1641	256K x 16 Static RAM Module	
CYM1804		
CYM1821 CYM1822	16K x 32 Static RAM Module	
CYM1830	64K x 32 Static RAM Module	2 2/2
CYM1831	64K x 32 Static RAM Module	
CYM1831 CYM1832	64K x 32 Static RAM Module	
C11411052	OTIC A 32 Statio Resid Wiodule	
PROMs (Programm	nable Read Only Memory)	. !
Introduction to PROMs	***************************************	
Device Number	Description	ĺ
CY7C225	512 x 8 Registered PROM	3.4
CY7C235	1024 x 8 Registered PROM	
CY7C245	2048 x 8 Reprogrammable Registered PROM	
CY7C245A	2048 x 8 Reprogrammable Registered PROM	
CY7C251	16,384 x 8 Reprogrammable Power Switched PROM	
CY7C254	16,384 x 8 Reprogrammable PROM	
CY7C261	8192 x 8 Reprogrammable Power Switched PROM	
CY7C263	8192 x 8 Reprogrammable PROM	
CY7C264	8192 x 8 Reprogrammable PROM	
CY7C265	64K Registered PROM	
CY7C266	8192 x 8 Reprogrammable EPROM	
CY7C268	8192 x 8 Reprogrammable Registered Diagnostic PROM	3-86
CY7C269	8192 x 8 Reprogrammable Registered Diagnostic PROM	
CY7C271	32,768 x 8 Reprogrammable Power Switched PROM	
CY7C274	32,768 x 8 Reprogrammable PROM	
CY7C277	32,768 x 8 Reprogrammable Registered PROM	
CY7C279	32,768 x 8 Reprogrammable Registered PROM	
CY7C281	1024 x 8 PROM	3-118
CY7C282	1024 x 8 PROM	
CY7C285	65,536 x 8 Reprogrammable Fast Column Access PROM	



Table of Contents (Continued)

PROMs (Programmable Read Only Memory) (Continued) Device Number Description Page Number CY7C289 CY7C286 CY7C287 CY7C291 CY7C292 CY7C291A CY7C292A CY7C293A EPLDs (Eraseable Programmable Logic Devices) **Device Number** Description PAL® C 20 Series 16L8, 16R8, 16R6, 16R4 Reprogrammable CMOS PAL® Device4-7 PLD C 18G8 CMOS Generic 20 Pin Programmable Logic Device4-26 PLD C 20G10B PLD C 20G10 PLD C 20RA10 PAL C 22V10B PAL C 22V10 CY7C330 CY7C331 CY7C332 Combinatorial Registered EPLD4-103 CY7C340 EPLD Family Multiple Array Matrix High Density EPLDs4-112 CY7C361 Ultra High Speed State Machine4-123 LOGIC **Device Number** Description CY2901C CY2909A CY2911A CY2910A CY3341 CY7C401 CY7C402 CY7C403 CY7C404 Cascadeable 64 x 5 FIFO with Output Enable5-24 CY7C408A Cascadeable 64 x 8 FIFO with Output Enable5-34 CY7C409A CY7C420 CY7C421 CY7C424 CY7C425 Cascadeable 1024 x 9 FIFO5-48 CY7C428 CY7C429 Cascadeable 2048 x 9 FIFO 5-48 CY7C510 16 x 16 Multiplier Accumulator5-60 CY7C516 CY7C517 CY7C901 CY7C909 Microprogram Sequencer5-99 CY7C911 Microprogram Sequencer5-99 CY7C910 CY7C9101 CY7C9115 CY7C9116 CMOS 16-Bit Microprogrammed ALU5-138

'AL® is a registered trademark of Monolithic Memories Inc.

CY7C9117



Table of Contents (Continued)

RISC Introduction to RISC	Page Number6-1
Device Number	Description
CY7C601 CY7C602 CY7C604 CY7C605	32-Bit RISC Integer Unit
CY7C608 CY7C609	Floating-Point Controller 6-18 Floating-Point Processor 6-23
Modules Custom Module Capabilities .	7-1
ECL	
Device Number	Description
CY10E301	Combinatorial ECL 16P8 PLD8-1
CY100E301	Combinatorial ECL 16P8 PLD8-1
CY10E302	Combinatorial ECL 16P4 PLD8-6
CY100E302	Combinatorial ECL 16P4 PLD8-6
CY10E422	256 x 4 ECL Static RAM8-11
CY100E422 CY10E474	256 x 4 ECL Static RAM
CY100E474	1024 x 4 ECL Static RAM
Military Information	
Military Product Selection Gu	
Military Ordering Information	9-5
BridgeMOS BridgeMOS Overview	10-1
Device Number	Description
CY8C150	BridgeMOS 1024 x 4 Static RAM Separate I/O10-1
CY8C245	BridgeMOS 2048 x 8 Reprogrammable Registered PROM
CY8C291	BridgeMOS Reprogrammable 2048 x 8 PROM
CY8C901	BridgeMOS 4-Bit Slice
CY8C909	BridgeMOS Microprogram Sequencer
CY8C911	BridgeMOS Microprogram Sequencer
QuickPro	
Device Number	Description
CY3000	Combined PROM, PLD, and EPROM Programmer
PLD ToolKit	
Device Number	Description
CY3101	Programmable Logic Design Tool
Quality and Reliabili Quality, Reliability and Process	ty ss Flows
Application Briefs	
	acteristics
Power Characteristics of Cypro	ess Products
Packages	
	mponent Reliability



Numeric Device Index

Device Number	Description	Page Number
10E301	Combinatorial ECL 16P8 PLD	
10E302	Combinatorial ECL 16P4 PLD	
10E422	256 x 4 ECL Static RAM	
10E474	1024 x 4 ECL Static RAM	8-16
100E301	Combinatorial ECL 16P8 PLD	
100E302	Combinatorial ECL 16P4 PLD	
100E422	256 x 4 ECL Static RAM	
100E474	1024 x 4 ECL Static RAM	
2147	4096 x 1 Static RAM	
2148	1024 x 4 Static RAM	
21L48	1024 x 4 Static RAM, Low Power	
2149	1024 x 4 Static RAM	
21L49	1024 x 4 Static RAM, Low Power	
27LS03	16 x 4 Static RAM	
27S03	16 x 4 Static RAM	
27S07	16 x 4 Static RAM	
2901C	CMOS 4-Bit Slice	
2909A	CMOS Microprogram Sequencer	
2910A	CMOS Microprogram Controller	
2911A	CMOS Microprogram Sequencer	
3000	Combined PROM, PLD, and EPROM Programmer	
3101	Programmable Logic Design Tool	
3341	64 x 4 FIFO Serial Memory	5-19
5116	2048 x 8 Static RAM	
5116A	2048 x 8 Static RAM	
5117	2048 x 8 Static RAM	
5117A	2048 x 8 Static RAM	
74S189	16 x 4 Static RAM	
'C122	256 x 4 Static RAM Separate I/O	
'C123	256 x 4 Static RAM Separate I/O	2-33
'C128	2048 x 8 Static RAM	
'C128A	2048 x 8 Static RAM	
'C130	1024 x 8 Dual Port Static RAM	
'C131	1024 x 8 Dual Port Static RAM	
C131	2048 x 8 Dual Port Static RAM	
C136	2048 x 8 Dual Port Static RAM	
C140	1024 x 8 Dual Port Static RAM	
C141	1024 x 8 Dual Port Static RAM	
C142	2048 x 8 Dual Port Static RAM	
C146	2048 x 8 Dual Port Static RAM	
C147	4096 x 1 Static RAM	
C148	1024 x 4 Static RAM	
C149	1024 x 4 Static RAM	
C150	1024 x 4 Static RAM Separate I/O	
C157	16.384 x 16 Static Cache RAM	
C161-10	16,384 x 4 Static RAM Separate I/O	
C161-20	16,384 x 4 Static RAM Separate I/O	
C162-10	16,384 x 4 Static RAM Separate I/O	
C162-20	16,384 x 4 Static RAM Separate I/O	2-110
C164-10	16,384 x 4 Static RAM	
C164-20	16,384 x 4 Static RAM	
C166-10	16,384 x 4 Static RAM	
C166-20	16,384 x 4 Static RAM	2-123
C167	16,384 x 1 Static RAM	
C167A	16.384 x 1 Static RAM	
C168	4096 x 4 Static RAM	
C168A	4096 x 4 Static RAM	
C169	4096 x 4 Static RAM	
C169A	4096 x 4 Static RAM	
C170	4096 x 4 Static RAM with Output Enable	
2170A	4096 x 4 Static RAM with Output Enable	




Numeric Device Index (Continued)


Device Number	Description	Page Number
7C171	4096 x 4 Static RAM Separate I/O	
7C171A	4096 x 4 Static RAM Separate I/O	2-178
7C172	4096 x 4 Static RAM Separate I/O	
7C172A	4096 x 4 Static RAM Separate I/O	
7C183	2 x 4096 x 16 Cache RAM	
7C184	2 x 4096 x 16 Cache RAM	
7C185-12	8192 x 8 Static RAM	
7C185-20	8192 x 8 Static RAM	
7C186-12	8192 x 8 Static RAM	
7C186-20	8192 x 8 Static RAM	
7C187	65,536 x 1 Static RAM	
7C189	16 x 4 Static RAM	
7C190 7C191	65,536 x 4 Static RAM Separate I/O	
7C191 7C192	65,536 x 4 Static RAM Separate I/O	2 222
7C192 7C194	65,536 x 4 Static RAM	
7C194 7C196	65,536 x 4 Static RAM with Output Enable	
7C197	262.144 x 1 Static RAM	
7C198	32.768 x 8 Static RAM	
7C199	32,768 x 8 Static RAM	
7C225	512 x 8 Registered PROM	
7C235	1024 x 8 Registered PROM	
7C245	2048 x 8 Reprogrammable Registered PROM	3-26
7C245A	2048 x 8 Reprogrammable Registered PROM	
7C251	16,384 x 8 Reprogrammable Power Switched PROM	
7C254	16.384 x 8 Reprogrammable PROM	3-50
7C261	8192 x 8 Reprogrammable Power Switched PROM	3-60
7C263	8192 x 8 Reprogrammable PROM	3-6(
7C264	8192 x 8 Reprogrammable PROM	3-60
7C265	64K Registered PROM	
7C266	8192 x 8 Reprogrammable EPROM	
7C268	8192 x 8 Reprogrammable Registered Diagnostic PROM	
7C269	8192 x 8 Reprogrammable Registered Diagnostic PROM	
7C271	32,768 x 8 Reprogrammable Power Switched PROM	
7C274	32,768 x 8 Reprogrammable PROM	3-9
7C277	32,768 x 8 Reprogrammable Registered PROM	3-10
7C279	32,768 x 8 Reprogrammable Registered PROM	
7C281	1024 x 8 PROM	
7C282	1024 x 8 PROM	
7C285	65,536 x 8 Reprogrammable Fast Column Access PROM	
7C286 7C287	65,536 x 8 Reprogrammable Registered PROM	
7C289	65,536 x 8 Reprogrammable Fast Column Access PROM	3_12
7C289 7C291	2048 x 8 Reprogrammable PROM	3_12
7C291A	2048 x 8 Reprogrammable PROM	3-17
7C292	2048 x 8 PROM	
7C292A	2048 x 8 Reprogrammable PROM	
7C293A	2048 x 8 Reprogrammable PROM	
7C330	Synchronous State Machine Reprogrammable PLD	
7C331	Asynchronous Registered EPLD	
7C332	Combinatorial Registered EPLD	
7C340 EPLD Family	Multiple Array Matrix High Density EPLDs	
7C361	Ultra High Speed State Machine	4-11
7C401	Cascadeable 64 x 4 FIFO	5-1
7C402	Cascadeable 64 x 5 FIFO	5-4
7C403	Cascadeable 64 x 4 FIFO with Output Enable	5-2
7C404	Cascadeable 64 x 5 FIFO with Output Enable	5-1
7C408A	Cascadeable 64 x 8 FIFO with Output Enable	5-1
7C409A	Cascadeable 64 x 9 FIFO	5-



Numeric Device Index (Continued)

Device Number	Description	Page Number
7C420	Cascadeable 512 x 9 FIFO	5-48
7C421	Cascadeable 512 x 9 FIFO	
7C424	Cascadeable 1024 x 9 FIFO	
7C425	Cascadeable 1024 x 9 FIFO	
7C428	Cascadeable 2048 x 9 FIFO	
7C429	Cascadeable 2048 x 9 FIFO	5-48
7C510	16 x 16 Multiplier Accumulator	
7C516	16 x 16 Multiplier	
7C517	16 x 16 Multiplier	
7C601	32-Bit RISC Integer Unit	
7C602	Floating Point Unit	
7C604	Cache Controller and Memory Management Unit	
7C605	Multiprocessor Cache Controller and Memory Management Unit	6-17
7C608	Floating-Point Controller	
7C609	Floating-Point Processor	6-23
7C901	CMOS Four-Bit Slice.	
7C909	Microprogram Sequencer	
7C910	Microprogram Controller	
7C910	Microprogram Sequencer	
7C9101	CMOS 16-Bit Slice	
7C9115	CMOS 16-Bit Microprogrammed ALU	
7C9116	CMOS 16-Bit Microprogrammed ALU	
7C9117	CMOS 16-Bit Microprogrammed ALU	
8C150	BridgeMOS 1024 x 4 Static RAM Separate I/O	10.1
8C245	BridgeMOS 2048 x 8 Reprogrammable Registered PROM	10.1
8C291	BridgeMOS Reprogrammable 2048 x 8 PROM	10.1
8C901	BridgeMOS Four-Bit Slice	10.1
8C909		
8C911	BridgeMOS Microprogram Sequencer	
93422	BridgeMOS Microprogram Sequencer	
93422A	256 x 4 Static RAM Separate I/O	
93L422 93L422	256 x 4 Static RAM Separate I/O	2.252
	250 x 4 Static RAM Separate I/O	2.252
93L422A M1420	256 x 4 Static RAM Separate I/O	
M1421		
M1421 M1422	128K x 8 Static RAM Module	
M1460	128K x 8 Static RAM Module	
M1461		
M1610	512K x 8 Static RAM Module	
W1611	16K x 16 Static RAM Module	
VI1620	64K x 16 Static RAM Module	
M1621	64K x 16 Static RAM Module	
V11622	64K x 16 Static RAM Module	
√11623 √11626	64K x 16 Static RAM Module	
и1641	64K x 16 Static RAM Module	
V1804	1K x 32 Static RAM Module Separate I/O	
M1821	16K x 32 Static RAM Module	
M1822	16K x 32 Static RAM Module Separate I/O	
A1830	64K x 32 Static RAM Module	
M1831	64K x 32 Static RAM Module	
/11832	64K x 32 Static RAM Module	
'AL C 20 Series	Reprogrammable CMOS PAL Device	
	•••••	
	•••••	
	Days and the CMOS DAT Days	
'AL C 22V10	Reprogrammable CMOS PAL Device	
AL C 22V10B	Reprogrammable CMOS PAL Device	
LD C 18G8	CMOS Generic 20 Pin Programmable Logic Device	
LD C 20G10	CMOS Generic 24 Pin Reprogrammable PLD	
LD C 20G10B	CMOS Generic 24 Pin Reprogrammable PLD	
LIJI. ZUKATU	REDICIPERATIONALE ASVIICATIONALIS UNION PROGRAMMANIE I AGIC LIEVIC	E





QUALITY AND

APPLICATION BRIEFS

RELIABILITY

PACKAGES





Section Contents

General Product Information	Page Number
Cypress Semiconductor Background	1-1
Cypress Process Technology	1-2
Product Selection Guide	1-3
Ordering Information	1-6
Product Line Cross Reference	1-8



Cypress Semiconductor Background

Cypress Semiconductor was founded in April 1983 with the stated goal of serving the high performance semiconductor market. This market is served by producing the highest performance integrated circuits using state-of-theart processes and circuit design. Cypress is a complete semiconductor manufacturer, performing its own process development, circuit design, wafer fabrication, assembly, and test. The company went public in May 1986 and was listed on the New York Stock Exchange in October 1988.

The initial semiconductor process, a CMOS process employing 1.2 micron geometries, was introduced in March 1984. This process is used in the manufacturing of Static RAMs and Logic circuits. In the third quarter of 1984, a 1.2 micron CMOS EPROM process was introduced for the production of programmable products. At the time of introduction, these processes were the most advanced production processes in the industry. Following the 1.2 micron processes, a 0.8 micron CMOS SRAM process was implemented in the first quarter of 1986, and a 0.8 micron EPROM process in the third quarter of 1987.

In keeping with the strategy of serving the high performance markets with state-of-the-art integrated circuits, Cypress will introduce two new processes in 1989. These will be a bipolar submicron process, targeted for ECL circuits, and a BiCMOS process to be used for most types of TTL and ECL circuits.

The circuit design technology used by Cypress is also state-of-the-art. This design technology, along with advanced process technology, allows Cypress to introduce the fastest, highest performance circuits in the industry. Cypress' products fall into seven families: high speed Static RAMs, PROMS, Erasable Programmable Logic Devices, Logic, RISC microprocessors, ECL, and module products. Members of the Static RAM family include devices in densities of 64 bits to 256K bits, and performance from 7 ns to 35 ns. The various organizations, 16 x 4, 256 x 4 through 256K x 1, 32K x 8, and 64K x 4, provide optimal solutions for applications such as large mainframes, high-speed controllers, communications, and graphics display.

Cypress' programmable products consist of high speed CMOS PROMs and Erasable Programmable Logic Devices (EPLDs), both employing an EPROM programming element. Like the high speed Static RAM family, these prodacts are the natural choice to replace older devices because hey provide superior performance at one half of the power consumption. PROM densities range from 4K to 256K bits n byte wide organization. EPLD products range from 20pins to 68-pins with performance as fast as 12 ns. To suport new programmable products, Cypress introduced the QuickProTM programming system (CY3000) for PLDs and ROMs, and the PLD ToolKit for PLDs. QuickPro is a levelopment tool which includes a single, IBM PC® compatible add-on board, and a software utility program. The 'LD ToolKit is a software design tool that assembles and imulates logic functions, generates JEDEC files, and reerse assembles to create source files. Both QuickPro and the PLD ToolKit software are updated via floppy disk, thereby allowing quick support of all Cypress programmable products.

Logic products include circuits such as 4-bit and 16-bit slices, 16 x 16 multipliers, and 16-bit microprogrammable ALUs, as well as a family of FIFOs that range from 64 x 4 to 2048 x 9. FIFOs provide the interface between digital information paths of widely varying speeds. This allows the information source to operate at its own intrinsic speed while the results may be processed or distributed at a speed commensurate with need.

Until 1988, all Cypress products were TTL I/O compatible. In 1989, Cypress will introduce ECL products having access times (propagation delays) of less than 3 ns in either of the popular I/O configurations, 100K or 10K/10KH. ECL RAMs include 256 x 4 and 1K x 4 RAM families with balanced read/write cycles. The ECL PLDs are combinatorial 16P8 and 16P4 devices that can be programmed on QuickPro and other commercially available programming tools. Both the RAMs and PLDs are offered in low power versions, reducing operating power by 30 to 40 percent, while achieving 5 ns access time (RAM) and 6 ns tpD (PLD).

The module family consists of both standard and custom modules incorporating circuits from the other six product families. This capability provides a fast, low risk solution for designs requiring the ultimate in system performance and density. Several module configurations are available depending on height and board real estate constraints. Modules include Single-In-Line, Dual-In-Line, Dual Single-In-Line, Vertical Dual-In-Line, Quad-In-Line, and (Staggered) Zig-Zag-In-Line packages.

Cypress' CY7C600 family of RISC microprocessor products provides state-of-the-art high performance computing for applications ranging from UNIX-based business computers and workstations to embedded controls. Based on the SPARCTM RISC architecture, the family provides a complete solution with Integer Unit (IU), Floating-Point Unit (FPU), Cache Control and Memory Management Unit (CMU) and Cache RAMs (CRAMs). The family is functionally partitioned to provide a range of features, performance, and price to suit each type of application.

Situated in California's Silicon Valley (San Jose) and Round Rock (Austin), Texas, Cypress houses R&D, design, wafer fabrication, assembly, and administration. The facilities are designed to the most demanding technical and environmental specifications in the industry. At the Texas facility, the entire wafer fabrication area is specified to be a Class 1 environment. This means that the ambient air has less than 1 particle of greater than 0.2 microns in diameter per cubic foot of air. Other environmental considerations are carefully insured: temperature is controlled to a ± 0.2 degree Fahrenheit tolerance; filtered air is completely exchanged more than 10 times each minute throughout the fab; and critical equipment is situated on isolated slabs to minimize vibration.



Cypress Semiconductor Background (Continued)

Attention to assembly is equally as critical. Cypress assembles and tests 55 packages in the United States at its San Jose, California, plant. Assembly is completed in a clean room until the silicon die is sealed in a package. Lead frames are handled in carriers or cassettes through the entire operation. Automated robots remove and replace parts into cassettes. Using sophisticated automated equipment, parts are assembled and tested in less than five days. The Cypress assembly line is the most flexible, automated line in the United States.

The Cypress motto has always been "only the best—the best facilities, the best equipment, the best employees . . . all striving to make the best CMOS, BiCMOS and bipolar products."

Cypress Process Technology

In the last decade, there has been a tremendous need for high performance semiconductor products manufactured with a balance of SPEED, RELIABILITY, and POWER. Cypress Semiconductor has overcome the classically held perceptions that CMOS is a moderate performance technology.

Cypress initially introduced a 1.2 micron "N" well technology with double layer poly, and a single layer metal. The process employs lightly doped extensions of the heavily doped source and drain regions for both "N" and "P" channel transistors for significant improvement in gate delays. Further improvements in performance, through the use of substrate bias techniques, have added the benefit of eliminating the input and output latchup characteristics associated with the older CMOS technologies.

Cypress pushed process development to new limits in the area of PROMs (Programmable Read Only Memory) and EPLDs (Eraseable Programmable Logic Devices). Both PROMs and EPLDs have existed since the early 1970s in a bipolar process which employed various fuse technologies and was the only viable high speed non-volatile process available. Cypress PROMs and EPLDs use EPROM technology, which has also been in use in MOS (Metal Oxide Silicon) also since the early 1970s. EPROM technology has traditionally emphasized density advantages, while forsaking performance. Through improved technology, Cypress has produced the first high performance CMOS PROMs and EPLDs, replacing their bipolar counterparts.

To maintain our leadership position in CMOS Technology, Cypress has introduced a sub-micron technology into production. This process reduces the drawn channel length from the current 1.2 microns to 0.8 microns. This sub-micron breakthrough makes Cypress' CMOS one of the most advanced production processes in the world.

To further enhance the technology from the reliability direction, improvements have been incorporated in the process and design, minimizing electrostatic discharge and input signal clipping problems.

Finally, although not a requirement in the high performance arena, CMOS technology substantially reduces the

power consumption for any device. This improves reliability by allowing the device to operate at a lower die temperature. Now higher levels of integration are possible without trading performance for power. For instance, devices may now be delivered in plastic packages, without any impact on reliability.

While addressing the performance issues of CMOS technology, Cypress has not ignored the quality and reliability aspects of technology development. Rather, the traditional failure mechanisms of electrostatic discharge (ESD) and latchup have been addressed and solved through process and design technology innovation.

ESD-induced failure has been a generic problem for many high performance MOS and bipolar products. Although in its earliest years MOS technology experienced oxide reliability failures, this problem has largely been eliminated through improved oxide growth techniques and a better understanding of the ESD problem. The effort to adequately protect against ESD failures is perturbed by circuit delays associated with ESD protection circuits. Focusing on these constraints, Cypress has developed ESD protection circuitry specific to 1.2 and 0.8 micron CMOS process technology. Cypress products are designed to withstand voltage and energy levels in excess of 2001 volts and 0.4 milli-joules, more than twice the energy level specified by MIL STD 883C.

Latchup, a traditional problem with CMOS technologies, has been eliminated through the use of substrate bias generation techniques, the elimination of the "P" MOS pullups in the output drivers, the use of guardring structures, and care in the physical layout of the products.

Cypress has also developed additional process innovations and enhancements: the use of multi-layer metal interconnections, advanced metal deposition techniques, silicides, exclusive use of plasma for etching and ashing process steps, and 100% stepper technology with the world's most advanced equipment.

A wholly owned subsidiary of Cypress, Aspen Semiconductor, has developed both advanced Bipolar and BiCMOS technologies augmenting the capabilities of the Cypress CMOS processes. Both the new Bipolar and BiCMOS technologies are based on the Cypress 0.8 micron CMOS process for enhanced manufacturability. Like CMOS, these processes are scalable to take advantage of finer line lithography. Where speed is critical, Cypress BiCMOS allows increased transistor performance. It also allows reduced power in the non-speed critical sections of the design to optimize the speed/power balance. The Bipolar and BiCMOS processes make possible memories and logic op erating up to 400 MHz. The drive to maintain process technology leadership has not stopped with the 0.8 micro devices. Cypress is developing fine line geometries beyond this to insure technology leadership in the next decade.

Cypress technologies have been carefully designed, creating products that are "only the best" in high speed, excellen reliability, and low power.



Product Selection Guide

	Size	Organization	Pins	Part Number	Speed (ns)	ICC/I _{SB} /I _{CCDR} (mA @ ns)	Packages
SRAMs	64	16 x 4—Inverting	16	CY7C189	$t_{AA} = 15, 25$ $t_{AA} = 15, 25$	55 @ 25	D, L, P
	64	16 x 4—Non-Inverting	16	CY7C190	$t_{AA} = 15, 25$	55 @ 25	D, L, P
	64 64	16 x 4—Inverting	16	CY74S189	$t_{AA} = 35$	90 @ 35	D, P
	64	16 x 4—Inverting	16 16	CY27S03A	$t_{AA} = 25, 35$	90 @ 25 90 @ 25	D, L, P
	64	16 x 4—Non-Inverting 16 x 4—Inv. Low Power	16	CY27S07A CY27LS03M	$t_{AA} = 25, 35$ $t_{AA} = 65$	38 @ 65	D, L, P D, L
	1K	256 x 4	22	CY7C122	$t_{AA} = 15, 25, 35$	60 @ 25	D, L, P, S
	iK	256 x 4	24S	CY7C123	$t_{AA} = 7, 9, 12$	120 @ 7	D, L, P, V
	1 K	256 x 4	22	CY9122/91L22	$t_{AA} = 25, 35, 45$	120 @ 25	D, P
	1 K	256 x 4	22	CY93422A/93L422A	$t_{AA} = 25, 35, 45$ $t_{AA} = 35, 45, 60$	80 @ 45	D, P, L
-	4K	4096 x 1—CS Power Down	18	CY7C147	$t_{AA} = 25, 35, 45$	80/10 @ 35	D, L, P, S
į	4K	4096 x 1—CS Power Down	18	CY2147/21L47	$t_{AA} = 35, 45, 55$	125/25 @ 35	D, P
i	4K	1024 x 4—CS Power Down	18	CY7C148	$t_{AA} = 25, 35, 45$	80/10 @ 35	D, L, P, S
ĺ	4K	1024 x 4—CS Power Down	18	CY2148/21L48	$t_{AA} = 35, 45, 55$	120/20 @ 35	D, P, S
	4K 4K	1024 x 4 1024 x 4	18 18	CY7C149	$t_{AA} = 25, 35, 45$	80 @ 35 120 @ 35	D, L, P, S D, P
Į	4K	1024 x 4—Separate I/O, Reset	24S	CY2149/21L49 CY7C150	$t_{AA} = 35, 45, 55$ $t_{AA} = 12, 15, 25, 35$	90 @ 12	D, P D, L, P, S
i	8K	1024 x 8—Dual Port	48	CY7C130	$t_{AA} = 12, 13, 23, 33$ $t_{AA} = 25, 35, 45, 55$	170 @ 25	D, L, I, S D, L, P
í	8K	1024 x 8—Dual Port (Slave)	48	CY7C140	$t_{AA} = 25, 35, 45, 55$	170 @ 25	D, L, P
	8K	1024 x 8—Dual Port (Slave) 1024 x 8—Dual Port	52	CY7C131	$t_{AA} = 25, 35, 45, 55$	170 @ 25	L, J
	8K	1024 x 8—Dual Port	52	CY7C141	$t_{AA} = 25, 35, 45, 55$	170 @ 25	L, J
1	16 K	2048 x 8—CS Power Down	24S	CY7C128	$t_{AA} = 35, 45, 55$	90/20 @ 55	D, L, P, V
1	16K	2048 x 8—CS Power Down	24	CY7C128A	$t_{AA} = 20, 25, 35, 45, 55$	90/20 @ 55	D, L, P, V
	16K	2048 x 8—CS Power Down	24	CY6116	$t_{AA} = 35, 45, 55$	120/20 @ 45	D, L
	16K	2048 x 8—CS Power Down 2048 x 8—CS Power Down	24	CY6116A	$t_{AA} = 20, 25, 35, 45, 55$	80/20 @ 55	D, L
)	16K 16K	2048 x 8—CS Power Down 2048 x 8—CS Power Down	32S 32S	CY6117 CY6117A	$t_{AA} = 35, 45, 55$	130/20 @ 55 100/20 @ 55	L L
	16K	16384 x 1—CS Power Down	20	CY7C167	$t_{AA} = 20, 25, 35, 45, 55$ $t_{AA} = 25, 35, 45$	50/15 @ 25	D, L, P, V
1	16K	16384 x 1—CS Power Down	20	CY7C167A	$t_{AA} = 20, 25, 35, 45$	50/15 @ 45	D, L, P, V
	16K	4096 x 4—CS Power Down	20	CY7C168	$t_{AA} = 25, 35, 45$	90/15 @ 25	D, L, P, V
	16K	4096 x 4—CS Power Down	20	CY7C168A	$t_{AA} = 20, 25, 35, 45$	70/15 @ 45	D, L, P, V
	16K	4096 x 4	20	CY7C169	$t_{AA} = 25, 35, 40$	90 @ 25	D, L, P, V
	16 K	4096 x 4	20	CY7C169A	$t_{AA} = 20, 25, 35, 40$	70 @ 45	D, L, P, V
	16K	4096 x 4—Output Enable	22S	CY7C170	$t_{AA} = 25, 35, 45$ $t_{AA} = 20, 25, 35, 45$	90 @ 45	D, L, P, V
	16K	4096 x 4—Output Enable	20	CY7C170A	$t_{AA} = 20, 25, 35, 45$	90 @ 45	D, L, P, V
1	16K 16K	4096 x 4—Separate I/O	24S 24S	CY7C171 CY7C171A	$t_{AA} = 20, 25, 35, 45$	90/15 @ 25 90 @ 45	D, L, P, V
	16K	4096 x 4—Separate I/O 4096 x 4—Separate I/O	245	CY7C172	$t_{AA} = 20, 25, 35, 45$ $t_{AA} = 20, 25, 35, 45$	90/15 @ 25	D, L, P, V D, L, P, V
	16K	4096 x 4—Separate I/O	24S	CY7C172A	$t_{AA} = 20, 25, 35, 45$	90 @ 45	D, L, P, V
	16K	2048 x 8—Dual Port	48	CY7C132	$t_{AA} = 25, 35, 45, 55$	170 @ 25	D, L, P
	16K	2048 x 8-Dual Port (Slave)	48	CY7C142	$t_{AA} = 25, 35, 45, 55$	170 @ 25	D, L, P
	64K	2048 x 8	52	CY7C136	$t_{AA} = 25, 35, 45, 55$ $t_{AA} = 25, 35, 45, 55$	170 @ 25	L, J
1	64K	2048 x 8	52	CY7C146	$t_{AA} = 25, 35, 45, 55$	170 @ 25	L, J
1	64K	8192 x 8	28	CY7C185-12	$t_{AA} = 12, 15$	115/50 @ 15	D, L, P, V
ļ	64K 64K	8192 x 8	28 28S	CY7C186-12	$t_{AA} = 12, 15$	115/50 @ 15	D, L, P, V
	64K	8192 x 8—CS Power Down 8192 x 8—CS Power Down	28	CY7C185-20 CY7C186-20	$t_{AA} = 20, 25, 35, 45$ $t_{AA} = 20, 25, 35, 45$	100/20 @ 25 100/20 @ 25	D, L, P, V D, P
1	64K	16384 x 4	22	CY7C164-10	$t_{AA} = 20, 23, 33, 43$ $t_{AA} = 10, 12, 15$	115/50 @ 15	D, P, V
	64K	16384 x 4—CS Power Down	22S	CY7C164-20	$t_{AA} = 20, 25, 35, 45$	70/20 @ 25	D, L, P, V
	64K	16384 x 4	24	CY7C166-10	$t_{AA} = 10, 12, 15$	115/50 @ 15	D, L, P, V
	64K	16384 x 4—Output Enable	24S	CY7C166-20	$t_{AA} = 10, 12, 15$ $t_{AA} = 20, 25, 35, 45$	70/20 @ 25	D, L, P, V
1	64K	16384 x 4	28	CY7C161-10	$t_{AA} = 10, 12, 15$	115/50 @ 15	D, L, P, V
ļ	64K	16384 x 4	28	CY7C162-10	$t_{AA} = 10, 12, 15$	115/50 @ 15	D, L, P, V
	64K	16384 x 4—Separate I/O	28S	CY7C161-20	$t_{AA} = 20, 25, 35, 45$	70/20 @ 25	D, L, P, V
	64K	16384 x 4—Separate I/O	288	CY7C162-20	$t_{AA} = 20, 25, 35, 45$	70/20 @ 25	D, L, P, V
	64K 128K	65536 x 1—CS Power Down 8192 x 16—Addresses Latched except A-12	22S 52	CY7C187 CY7C183	$t_{AA} = 20, 25, 35, 45$	70/20 @ 25 220 @ 25	D, L, P, V D, J, L
į	128K	8192 x 16—Addresses Latched except A-12 8192 x 16—Addresses Latched	52	CY7C183	$t_{AA} = 25, 35, 45$	220 @ 25 220 @ 25	D, J, L D, J, L
	256K	16384 x 16	52	CY7C157	$t_{AA} = 25, 35, 45$ $t_{AA} = 20, 24$	TBD	J, L
}	256K	32768 x 8—CS Power Down	28	CY7C198	$t_{AA} = 35, 45, 55$	110/20 @ 35	D, P
1	256K	32768 x 8—CS Power Down	28S	CY7C199	$t_{AA} = 35, 45, 55$	110/20 @ 35	D, L, P, V
	256K	65536 x 4—CS Power Down	24S	CY7C194	$t_{AA} = 25, 35, 45$	80/20 @ 25	D, L, P, V
	256K	65536 x 4—CS Power Down With OE	28S	CY7C196	$t_{AA} = 25, 35, 45$	80/20 @ 25	D, L, P, V
	256K	65536 x 4—Separate I/O	28S	CY7C191	$t_{AA} = 25, 35, 45$	80/20 @ 25	D, L, P, V
					1 . 25 25 45	00.000.000	
	256K 256K	65536 x 4—Separate I/O 262144 x 1—CS Power Down	28S 24S	CY7C192 CY7C197	$t_{AA} = 25, 35, 45$ $t_{AA} = 25, 35, 45$	80/20 @ 25 70/20 @ 25	D, L, P, V D, L, P, V

otes:

ne above specifications are for the commercial temperature range of 0°C to

ilitary temperature range (-55°C to +125°C) product processed to MIL-D-883 Revision C is also available. Speed and power selections may vary om those above.

mmercial grade product is available in plastic, CERDIP, or LCC. Military ade product is available in CERDIP or LCC. PLCC, SOJ, and SOIC ckages are available on some products. 1 power supplies are $V_{\rm CC} = 5V \pm 10\%$. S stands for 22-pin 300 mil. 24S stands for 24-pin 300 mil. 28S stands for

-pin 300 mil.

K and T packages are special order only.

Package Code: B = PLASTIC PIN GRID

ARRAY D = CERDIP

F = FLATPAK

G = PIN GRID ARRAY

H = WINDOWEDHERMETIC LCC

J = PLCC

K = CERPAK L = LCC P = PLASTIC Q = WINDOWED LCC R = WINDOWED PGA

S = SOIC T = WINDOWED CERPAK V = SOJ

W = WINDOWED CERDIP

X = DICE HD = HERMETIC DIP HV = HERMETIC VERTICAL

DIP

PF = PLASTIC FLAT SIP PS = PLASTIC SIP PZ = PLASTIC ZIP



Product Selection Guide (Continued)

	Size	Organization	Pins	Part Number	Speed (ns)	I _{CC} /I _{SB} /I _{CCDR} (mA @ ns)	Packages
PROMs	4K	512 x 8—Registered	248	CY7C225	t _{SA/CO} = 25/12, 30/15	90	D, L, P
	8K	1024 x 8—Registered	24S	CY7C235	$t_{SA/CO} = 25/12, 30/15$	90	D, L, P
	8K	1024 x 8	24S	CY7C281	$t_{AA} = 30,45$	90	D, L, P
	8 K	1024 x 8	24	CY7C282	$t_{AA} = 30,45$	90	D, L, P
	16K	2048 x 8-Registered	24S	CY7C245/L	$t_{SA/CO} = 25/12, 35/15$	100, 60	D, L, P, Q, W,
	16K	2048 x 8—Registered	24S	CY7C245A/L	t _{SA/CO} =18/12	60 @ 35	D, L, P, Q, W,
	16 K	2048 x 8	24S	CY7C291/L	$t_{AA} = 35,50$	90, 60	D, L, P, Q, W,
	16K	2048 x 8	24S	CY7C291A/L	$t_{AA} = 25, 30, 35, 50$	60 @ 35	D, L, P, Q, W,
	16K	2048 x 8	24	CY7C292/L	$t_{AA} = 35,50$	90, 60	D, P
	16K	2048 x 8—CS Power Down	24S	CY7C293A/L	$t_{AA} = 25, 30, 35, 50$	60/15 @ 35	D, L, P, Q, W,
	64K	8192 x 8—CS Power Down	24S	CY7C261	$t_{AA} = 35, 40, 45, 55$	100/30	D, L, P, Q, W,
	64K	8192 x 8	248	CY7C263	$t_{AA} = 35, 40, 45, 55$	100	D, L, P, Q, W,
	64K	8192 x 8	24	CY7C264	$t_{AA} = 35, 40, 45, 55$	100	D, P
	64K	8192 x 8-Registered	28S	CY7C265	$t_{SA/CO} = 40/20$	80	D, L, P, Q, W,
	64K	8192 x 8	28	CY7C266	$t_{AA} = 55$	80/15	D, L, P, Q, W
	64K	8192 x 8-Registered, Diagnostic	28S	CY7C269	$t_{SA/CO} = 40/20, 50/25$	100	D, L, P, Q, W,
	64K	8192 x 8-Registered, Diagnostic	32	CY7C268	$t_{SA/CO} = 40/20, 50/25$	100	D, L, Q, W
	128K	16384 x 8—CS Power Down	28S	CY7C251	$t_{AA} = 45, 55, 65$	100/30	D, L, P, Q, W,
	128K	16384 x 8	28	CY7C254	t _{AA} = 45, 55, 65	100	D, P
	256K	32768 x 8—CS Power Down	28S	CY7C271	$t_{AA} = 45, 55, 65$	100/30	D, L, P, Q, W,
	256K	32768 x 8	28	CY7C274	t _{AA} = 45	120/30	D, L, P, Q, W
	256K	32768 x 8-Registered	28S	CY7C277	$t_{SA/CO} = 40/20$	120/30	D, L, P, Q, W
	256K	32768 x 8-Address Latch	28S	CY7C279	t _{AA} = 45	120	D, L, P, Q, W
	512K	65536 x 8—FCA	28S	CY7C285	$t_{AA/CAA} = 65/30$	180	D, L, P, Q, W
	512K	65536 x 8-CE Power Down	28	CY7C286	t _{AA} = 65	120/40	D, L, P, Q, W
	512K	65536 x 8-Registered	28S	CY7C287	t _{SA/CO} = 55/20	180	D, L, P, Q, W
	512K	65536 x 8—FCA	32S	CY7C289	$t_{AA/CA} = 75/30$	180	D, L, P, Q, W
PLDs	PALC20	16L8	20	PALC16L8/L	tpD=20	70, 45	D, L, P, Q, V,
	PALC20	16R8	20	PALC16R8/L	t _{S/CO} =15/12	70, 45	D, L, P, Q, V,
	PALC20	16R6	20	PALC16R6/L	t _{PD/S/CO} = 20/20/15	70, 45	D, L, P, Q, V,
	PALC20	16R4	20	PALC16R4/L	$t_{PD/S/CO} = 20/20/15$	70, 45	D, L, P, Q, V,
	PLDC20	18G8—Generic	20	PLDC18G8	$t_{PD/S/CO} = 12/12/10$	90	D, L, P, Q, V,
	PLDC24	22V10—Macro Cell	24S	PALC22V10/L	tpD/S/CO = 25/15/15	90, 55	D, L, P, Q, W,
	PLDC24	22V10—Macro Cell	24S	PALC22V10B	t _{PD/S/CO} = 15/10/10	90	D, L, P, Q, W,
	PLDC24	20G10—Generic	248	PLDC20G10	t _{PD/S/CO} = 25/15/15	55	D, L, P, Q, W,
	PLDC24	20G10—Generic	248	PLDC20G10B	$t_{PD/S/CO} = 15/12/10$	70	D, L, P, Q, W,
	PLDC24	20RA10—Asynchronous	248	PLDC20RA10	$t_{PD/S/CO} = 20/10/20$	80	D, L, P, Q, W,
	PLDC28	7C330—State Machine	28S	CY7C330	f_{MAX} , t_{IS} , $t_{CO} = 66 \text{ MHz/3 ns/12 ns}$	130	D, L, P, Q, W,
	PLDC28	7C331—Asynchronous	28S	CY7C331	tpD/S/CO = 20/12/20	120	D, L, P, Q, W,
	PLDC28	7C332—Combinatorial	288	CY7C332	tpD=20 ns	120	D, L, P, Q, W,
	PLDC28	7C361—State Machine	288	CY7C361	$f_{MAX}/t_S/t_{CO} = 125 \text{ MHz/2 ns/12 ns}$	140	D, L, P, Q, W,
	MAXC28	7C344-32—Macro Cell	28S	CY7C344	tpD/S/CO=TBD	I _{CC} =TBD	D, L, P, Q, W,
	MAXC40	7C343-64—Macro Cell	40/44	CY7C343	tpD/s/co=TBD	I _{CC} =TBD	D, L, P, W, J,
	MAXC40	7C345-128 Macro Cell	40/44	CY7C345	tPD/S/CO TBD	I _{CC} =TBD	D, L, P, W, J,
	MAXC68	7C342-128—Macro Cell	68	CY7C342	tPD/S/CO=TBD	I _{CC} =TBD	L, J, G, H, R
PIPO.							
FIFOs	256 256	64 x 4—Cascadeable 64 x 4—Cascadeable	16 16	CY3341 CY7C401	1.2, 2 MHz	45 75	D, P D, L, P, V
	256		16		5, 10, 15, 25 MHz	75	
	320	64 x 4—Cascadeable/OE		CY7C403	10, 15, 25 MHz		D, L, P, V
		64 x 5—Cascadeable	18	CY7C402	5, 10, 15, 25 MHz	75	D, L, P, V
	320	64 x 5—Cascadeable/OE	18	CY7C404	10, 15, 25 MHz	75	D, L, P, V
	512	64 x 8—Cascadeable/OE	288	CY7C408A	15, 25, 35 MHz	120	D, L, P, V
	576	64 x 9—Cascadeable	288	CY7C409A	15, 25, 35 MHz	120	D, L, P, V
	4608	512 x 9—Cascadeable	28	CY7C420	30, 40, 65 ns	100	D, P
	4608	512 x 9—Cascadeable	288	CY7C421	30, 40, 65 ns	100	D, J, L, P, V
	9216	1024 x 9—Cascadeable	28	CY7C424	30, 40, 65 ns	100	D, P
	9216	1024 x 9—Cascadeable	28S	CY7C425	30, 40, 65 ns	100	D, J, L, P
	18432	2048 x 9—Cascadeable 2048 x 9—Cascadeable	28 28S	CY7C428 CY7C429	30, 40, 65 ns 30, 40, 65 ns	100 100	D, P D, J, L, P, V
	18432						

Notes:

The above specifications are for the commercial temperature range of 0°C to 70°C.

Military temperature range (-55°C to +125°C) product processed to MIL-STD-883 Revision C is also available. Speed and power selections may vary from those above.

Commercial grade product is available in plastic, CERDIP, or LCC. Military grade product is available in CERDIP or LCC. PLCC, SOJ, and SOIC packages are available on some products.

All power supplies are $V_{CC} = 5V \pm 10\%$.

228 stands for $22\mbox{-pin}$ 300 mil. 248 stands for $24\mbox{-pin}$ 300 mil. 288 stands for $28\mbox{-pin}$ 300 mil.

F, K and T packages are special order only.

Package Code: B = PLASTIC PIN GRIDR = WINDOWED PGAARRAY S = SOICT = WINDOWED CERPAK D = CERDIPF = FLATPAKV = SOJG = PIN GRID ARRAY H = WINDOWED W = WINDOWED CERDIP X = DICEHERMETIC LCC HD = HERMETIC DIPJ = PLCCHV = HERMETIC VERTICAL K = CERPAKDIP L = LCC PF = PLASTIC FLAT SIP P = PLASTICPS = PLASTIC SIPQ = WINDOWED LCC PZ = PLASTIC ZIP

Product Selection Guide (Continued)

	Size	Organization	Pins	Part Number	Speed (ns)	I _{CC} /I _{SB} /I _{CCDR} (mA @ ns)	Packages
LOGIC		2901—4 Bit Slice	40	CY7C901	t _{CLK} = 23, 31	70	D, L, P, J
		2901—4 Bit Slice	40	CY2901	C	140	D, P
	ì	4 x 2901—16 Bit Slice	64	CY7C9101	$t_{CLK} = 30, 40$	60	D, L, P, J
		29116—16 Bit Controller	52	CY7C9115	$t_{CLK} = 35, 45, 53, 79, 100$	145	J
	1	29116—16 Bit Controller	52	CY7C9116	t _{CLK} = 35, 45, 53, 79, 100	145	D, L, G, J
		29117 —16 Bit Controller	68	CY7C9117	t _{CLK} = 35, 45, 53, 79, 100	145	L, G, J
	Į	2909—Sequencer	28	CY7C909	t _{CLK} = 30, 40	55	D, L, P, J
		2911—Sequencer	20	CY7C911	$t_{CLK} = 30,40$	55	D, L, P, J
		2909—Sequencer	28	CY2909	A So, 40	70	D, P
	1	2911—Sequencer	20	CY2911	Ä	70	D, P
	!	2910—Controller (17 Word Stack)	40	CY7C910	t _{CLK} =40, 50, 93	100	D, I D, L, P, J
	}	2910—Controller (9 Word Stack)	40	CY2910	CLK - 40, 50, 93	170	
	ļ						D, L, P, J
	Į.	16 x 16—Multiplier	64	CY7C516	$t_{MC} = 38, 45, 55, 75$	100 @ 10 MHz	D, L, P, G, J
		16 x 16—Multiplier	64	CY7C517	$t_{MC} = 38, 45, 55, 75$	100 @ 10 MHz	D, L, P, G, J
		16 x 16—Multiplier/Accumulator	64	CY7C510	$t_{MC} = 45, 55, 65, 75$	100 @ 10 MHz	D, L, P, G, J
RISC	IU	SPARC 32 Bit Integer Unit	208	CY7C601	$t_{CYC} = 40, 33, 25 \text{ MHz}$	650	G, B
	FPC	Floating-Point Controller	281	CY7C608	$t_{CYC} = 33, 25 \text{ MHz}$	600	G, ~
	FPP	Floating-Point Processor	208	CY7C609	$t_{\text{CYC}} = 33, 25 \text{ MHz}$	600	Ğ
	FPU	Floating-Point Unit	299/144	CY7C602	$t_{CYC} = 40, 33, 25 \text{ MHz}$	650	G, K
	110	(Controller & Processor)	277/144	01/0002	1CYC-40, 33, 23 MITZ	050	U, K
	CMU		207/106	CY7C604	+	650	CV
	CIVIO	Cache Controlled Memory	207/196	CI/C004	$t_{\rm CYC} = 40, 33, 25 \rm MHz$	0.00	G, K
	or arran	Management Unit	207/106	GT/FG/OF	40.00.053.577	(50	G 77
	CMU-MP	Cache Controller and Multiprocessing	207/196	CY7C605	$t_{CYC} = 40, 33, 25 \text{ MHz}$	650	G, K
	<u> </u>	Memory Management Unit		<u> </u>			
Modules	32K	1K x 32—SRAM	56	CYM1804	$t_{AA} = 15, 17$	720 @ 15	PZ
	256K	16K x 16—SRAM (JEDEC)	40	CYM1610	$t_{AA} = 25, 35, 45, 50$	330 @ 25	HD
	256K	16K x 16—SRAM	36	CYM1611	$t_{AA} = 25, 30, 35, 45$	330 @ 25	HV
	512K	16K x 32—SRAM	64	CYM1821	$t_{AA} = 25, 35, 45$	720 @ 25	PZ
	512K	16K x 32—SRAM Separate I/O	88	CYM1822	1AA - 25, 35, 45	720 @ 25 720 @ 25	HV
					$t_{AA} = 25, 30, 35, 45$		
	1M	128K x 8—SRAM (JEDEC)	32	CYM1420	t _{AA} = 45, 55	210 @ 45	HD
	1M	128K x 8—SRAM (JEDEC)	32	CYM1421	$t_{AA} = 70,85$	120 @ 70	HD
	1 M	128K x 8—SRAM	30	CYM1422	$t_{AA} = 35, 45, 55$	220 @ 35	PF, PS
	1M	64K x 16—SRAM (JEDEC)	40	CYM1620	$t_{AA} = 45,55$	340 @ 45	HD
	1M	64K x 16—SRAM	40	CYM1621	$t_{AA} = 25, 30, 35, 45$	1250 @ 25	HD
	1M	64K x 16—SRAM	40	CYM1622	$t_{AA} = 35, 45, 55$	400 @ 35	HV
	1M	64K x 16—SRAM (JEDEC)	40	CYM1623	$t_{AA} = 70, 85, 100$	240 @ 70	HD
	1M	64K x 16SRAM	40	CYM1626	$t_{AA} = 30, 35, 45$	340 @ 30	PF, PS
	2M	64K x 32—SRAM	60	CYM1830	$t_{AA} = 35, 45, 55$	550 @ 45	HD
	2M	64K x 32—SRAM	64	CYM1831	$t_{AA} = 30, 35, 45$	670 @ 30	PZ
	2M	64K x 32—SRAM	64	CYM1832	$t_{AA} = 35, 45, 55$	980 @ 35	PZ
	4M	512K x 8—SRAM	36	CYM1460	$t_{AA} = 45, 55, 70$	450 @ 45	PF, PS
	4M	512K x 8—SRAM	36	CYM1461	$t_{AA} = 43, 33, 70$ $t_{AA} = 70, 85, 100$	120 @ 70	PF, PS
	4M		48	CYM1641	LAA - 70, 63, 100	1760 @ 35	HD
		256K x 16—SRAM			$t_{AA} = 35, 45, 55$		
ECL	1K	256K x 4—10K/10 KH	24	CY10E422	$t_{\mathbf{A}\mathbf{A}} = 3, 5$	205	D, L
SRAMs	1K	256K x 4-10K/10 KH	24	CY10E422L	$t_{AA} = 5, 7$	150	D, L
	1K	256K x 4—100K	24	CY100E422	$t_{AA} = 3, 5$	200	D, L
	1K	256K x 4—100K	24	CY100E422L	$t_{AA} = 5, 7$	150	D, L
	4K	1024K x 4—10K/10 KH	24	CY10E474	$t_{AA} = 3, 5$	275	D, L
	4K	1024K x 4—10K/10 KH	24	CY10E474L	$t_{AA} = 5, 7$	190	D, L
. 1	4K	1024K x 4—100K	24	CY100E474	$t_{AA} = 3, 7$ $t_{AA} = 3, 5$	275	D, L D, L
	4K 4K		24	CY100E474 CY100E474L		190	
		1024K x 4—100K	<u> </u>		t _{AA} =5,7		D, L
ECL	32 x 64	16P8—10 KH	24	CY10E301	$t_{AA} = 3, 4$	240	D, L
PLDs	32 x 64	16P8—10 KH	24	CY10E301L	$t_{AA} = 6$	150	D, P, L, J
	32 x 64	16P8—100K	24	CY100E301	$t_{AA} = 3, 4$	240	D, L
	32 x 64	16P8—100K	24	CY100E301L	$t_{AA} = 6$	150	D, P, L, J
	32 x 32	16P4—10 KH	24	CY10E301E	$t_{AA} = 2, 5, 4$	220	D, I, L, J D, L
	32 x 32		24			150	
	32 x 32 32 x 32	16P4—10 KH		CY10E302L	t _{AA} =6		D, P, L, J
		16P4100K	24	CY100E302	$t_{AA} = 2, 5, 4$	220	D, L
	32 x 32	16P4—100K	24	CY100E302L	t _{AA} = 6	150	D, P, L, J

'he above specifications are for the commercial temperature range of 0°C to

filitary temperature range (-55°C to +125°C) product processed to MIL-TD-883 Revision C is also available. Speed and power selections may vary

ommercial grade product is available in plastic, CERDIP, or LCC. Military rade product is available in CERDIP or LCC. PLCC, SOJ, and SOIC ackages are available on some products.

II power supplies are $V_{CC} = 5V \pm 10\%$.

2S stands for 22-pin 300 mil. 24S stands for 24-pin 300 mil. 28S stands for 3-pin 300 mil.

, K and T packages are special order only.

Package Code:

B = PLASTIC PIN GRID

ARRAY

D = CERDIPF = FLATPAK

G = PIN GRID ARRAY

H = WINDOWED HERMETIC LCC

J = PLCCK = CERPAK

L = LCC

P = PLASTIC

Q = WINDOWED LCC

R = WINDOWED PGA

S = SOIC T = WINDOWED CERPAK

V = SOJ W = WINDOWED CERDIP

X = DICE

HD = HERMETIC DIP HV = HERMETIC VERTICAL

DIP


PF = PLASTIC FLAT SIP

PS = PLASTIC SIP PZ = PLASTIC ZIP



Ordering Information

Specific ordering codes are indicated in the detailed data sheets. In general, the codes for all products (except modules) follow the format below:



i.e. CY7C128-35PC, PALC16R8L-25PC


Cypress FSCM #65786

0018-1



Ordering Information (Continued)

The codes for module products follow the format below:



Cypress FSCM #65786



Product Line Cross Reference

CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS
2147-35C	7C147-35C	2911AM	7C911-40M	7C150-25C	7C150-15C	7C251-65M	
	2147-35C	1		l			7C251-55M
2147-45C		3341-2C	7C401-5C+	7C150-35C	7C150-25C	7C253-65M	7C253-55M
2147-45C	7C147-45C	3341-2M	7C401-10M	7C150-35M	7C150-25M	7C254-45C	7C254-45C
2147-45M +	7C147-45M +	3341C	3341-2C	7C167-35C	7C167-25C	7C254-55C	7C254-45C
2147-55C	2147-45C	3341M	3341-2M	7C167-45M	7C167-35M +	7C254-65C	7C254-55C
1		1			,		
2147-55M	2147-45M	54S189M	27S03M	7C168-35C	7C168-25C	7C254-65M	7C254-55M
2148-35C	21L48-35C	6116-35C	6116-35C	7C168-45M	7C168-35M+	7C261-35C	7C261-35C
2148-35C	7C148-35C	6116-45C	6116-35C	7C169-35C	7C169-25C	7C261-45C	7C261-35C
2148-35M	7C148-35M	6116-45M	6116-45M	7C169-40M	7C169-35M +	7C261-45M	7C261-45M
2148-45C							
	2148-35C	6116-55C	6116-45C	7C170-35C	7C170-25C	7C261-55C	7C261-45C
2148-45C	21L48-45C	6116-55M	6116-45M	7C170-45C	7C170-35C	7C261-55M	7C261-45M
2148-45M	2148-35M	74S189C	27803C	7C170-45M	7C170-35M	7C263-35C	7C263-35C
2148-45M +	7C148-45M +	7C122-25C	7C122-15C+	7C171-35C	7C171-25C	7C263-45C	7C263-35C
2148-55C	2148-45C	7C122-35C	7C122-25C	7C171-35M	7C171-35M	7C263-45M	7C263-45M
2148-55C	21L48-55C	7C122-35M	7C122-25M	7C171-45M	7C171-35M+	7C263-55C	7C263-45C
2148-55M	2148-45M	7C123-12C	7C123-7C	7C172-35C	7C172-25C	7C263-55M	7C263-45M
2149-35C	21L49-35C	7C128-35C	7C128-25C	7C172-45M	7C172-35M +	7C264-35C	7C264-35C
2147-330	21147-330	70120-330	/C120-23C	/C172-45IVI	1C112-33M1	7C204-33C	7C204-33C
2140.250	70140.250	70120 2534	70120 2636	7010(T 45)	70107 453	700(4.150	700(4.350
2149-35C	7C149-35C	7C128-35M	7C128-35M	7C186L-45M	7C186-45M	7C264-45C	7C264-35C
2149-35M	7C149-35M	7C128-45C	7C128-35C	7C189-25C	7C189-15C+	7C264-45M	7C264-45M
2149-45C	21L49-45C	7C128-45M	7C128-35M +	7C190-25C	7C190-15C +	7C264-55C	7C264-45C
2149-45M	2149-35M	7C128-55C	7C128-45C+	7C191-45M	7C191-35M	7C264-55M	7C264-45M
2149-45M	7C149-45M	7C128-55M	7C128-45M +	7C192-45M	7C192-35M	7C268-50C	7C268-40C +
2149-55C	2149-45C	7C130-45C	7C130-35C	7C194-35C	7C194-25C	7C268-60C	7C268-50C
2149-55C	21L49-55C	7C130-45M	7C130-45M	7C194-45C	7C194-35C +	7C268-60M	7C268-50M +
2149-55M	2149-45M	7C130-55C	7C130-45C	7C194-45M	7C194-35M	7C269-50C	7C269-40C +
21L48-35C	7C148-35C		7C130-45M				
		7C130-55M		7C196-35C	7C196-25C	7C269-60C	7C269-50C
21L48-45C	21L48-35C	7C131-45C	7C131-35C	7C196-35M	7C196-35M	7C269-60M	7C269-50M +
21L48-45C	7C148-45C	7C131-45M	7C131-45M	7C196-45C	7C196-35C+	7C281-45C	7C281-30C
21L48-55C	21L48-45C	7C131-55C	7C131-45C	7C197-35C	7C197-25C	7C282-45C	7C282-30C +
1				f			
21L49-35C	7C149-25C	7C131-55M	7C131-45M	7C197-45C	7C197-35C+	7C282-45M	7C282-45M
21L49-45C	21L49-35C	7C132-35C	7C132-35C	7C197-45M	7C197-35M	7C291-35C	7C291-25C+
21L49-45C	7C149-45C	7C132-45C	7C132-35C	7C198-45C	7C198-35C	7C291-35M	7C291-35M
21L49-55C	21L49-45C	7C132-55C	7C132-45C	7C198-55C	7C198-45C+	7C291-50C	7C291-35C
27S03AC	7C189-25C	7C132-55M	7C132-45M	7C198-55M	7C198-45M	7C291-50M	
							7C291-35M
27S03AM	7C189-25M	7C136-35C	7C136-35C	7C199-45C	7C199-35C	7C291A-35C	7C291AL-35C
1	AMTOO 4 5			J			
27S03C	27S03AC	7C136-45C	7C136-35C	7C199-55C	7C199-45C+	7C291A-35M	7C291A-30M
27S03C	74S189C	7C136-55C	7C136-45C	7C199-55M	7C199-45M	7C291A-50C	7C291AL-50C
27S03M	27S03AM	7C136-55M	7C136-45M	7C225-30C	7C225-25C	7C291A-50M	7C291A-35M
27S03M	54S189M	7C140-35C	7C140-25C	7C225-30M	7C225-25M	7C291AL-35C	7C291A-25C+
27S07AC	7C190-25C	7C140-45C	7C140-35C	7C225-40C	7C225-30C	7C291AL-50C	7C291AL-35C
27S07AM	7C190-25M	7C140-55C	7C140-45C	7C225-40M	7C225-35M	7C291L-35C	7C291-35C+
		1	,0110 100	10225 10112	, 0225 55112	702712 550	70271 330 1
27S07C	27S07AC	7C141-35C	7C141-25C	7C235-40C	7C235-30C	7C291L-50C	7C291L-35C
27S07M	27S07AC 27S07AM	7C141-35C 7C141-45C		L			
			7C141-35C	7C245-35C	7C245-25C	7C292-35C	7C292-25C +
27S07M	7C190-25M	7C141-55C	7C141-45C	7C245-45C	7C245-35C	7C292-50C	7C292-35C
2901CC	7C901-31C	7C147-35C	7C147-25C+	7C245-45M	7C245-35M	7C292L-35C	7C292-35C+
2901CM	7C901-32M	7C147-35M+	7C147-35M +	7C245A-25C	7C245A-18C	7C292L-50C	7C292L-35C
2909AC	7C909-40C	7C147-45C	7C147-35C	7C245A-35C	7C245AL-35C	7C293A-35C	7C293AL-35C
ł		1		[
2909AM	7C909-40M	7C148-25C	7C148-25C	7C245A-35M	7C245A-25M	7C293A-35M	7C293A-30M
2910AC	7C910-50C	7C148-35C	7C148-25C+	7C245AL-35C	7C245A-25C+	7C293A-50C	7C293AL-50C
2910AM	7C910-51M	7C148-45C	7C148-35C	7C245L-35C	7C245-35C+	7C293A-50M	7C293A-35M
2910C	2910AC	7C149-35C	7C148-35C 7C149-25C+	7C245L-45C	7C245L-35C	7C293AL-35C	7C293A-33M 7C293A-20C+
2910M	2910AC 2910AM						
		7C149-45C	7C149-35C	7C251-55C	7C251-45C	7C293AL-50C	7C293AL-35C
2911AC	7C911-40C	7C149-45M	7C149-35M	7C251-65C	7C251-55C	7C401-10C	7C401-15C
				11.10 1 7			

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ; + = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ; - = functionally equivalent



CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	CYPRESS	AMD	CYPRESS
7C401-10M	7C401-15M	7C517-45C	7C517-38C	PALC16R8-35C	PALC16R8-25C	2168-45M	7C168-45M
7C401-5C	7C401-10C	7C517-55C	7C517-45C	PALC16R8-40M	PALC16R8-30M	2168-55C	7C168-45C
7C402-10C	7C402-15C	7C517-55M	7C517-42M		PALC16R8L-25C	2168-55M	7C168-45M
7C402-10M	7C402-15M	7C517-75C	7C517-55C	PALC22V10-35C		2168-70C	7C168-45C
7C402-5C	7C402-10C	7C517-75M	7C517-55M	ľ	PALC22V10-30M	2168-70M	7C168-45M
70402-30	7C402-10C	70317-7514	7C317-33MI	1 ALC22 1 10-10M	1 ALC22 V 10-30M	2100-70141	70100-45141
7C403-10C	7C403-15C	7C901-31C	7C901-23C+	PAT C22V101-25C	PALC22V10-25C	2169-40C	7C169-40C
7C403-10M	7C403-15M	7C901-32M	7C901-27M		PALC22V10L-25C	2169-50C	7C169-40C
7C403-15C	7C403-15M	7C909-40C	7C909-30C		PLDC20G10-25C	2169-50M	7C169-40M
7C403-15M	7C403-25M	7C909-40M	7C909-30M		PLDC20G10-30M	2169-70C	7C169-40C
7C404-10C	7C404-15C	7C910-50C	7C910-40C	1 LDC20G10-40M	1 LD C20G 10-30M	2169-70M	7C169-40M
7C404-10M	7C404-15M	7C910-51M	7C910-46M	AMD	CYPRESS	21L47-45C	7C147-45C
70104-1014	70404-13141	70710-31111	7C710-40141	ANIE	CITRESS	21247-450	70147-450
7C404-15C	7C404-25C	7C910-93C	7C910-50C	PREFIX:Am	PREFIX:CY	21L47-55C	7C147-45C
7C404-15M	7C404-25M	7C910-99M	7C910-51M	PREFIX:SN	PREFIX:CY	21L47-70C	7C147-45C
7C408-15C	7C408-25C	7C9101-40C	7C9101-30C	SUFFIX:B	SUFFIX:B	21L48-45C	21L48-45C
7C408-15M	7C408-25M	7C9101-45M	7C9101-35M	SUFFIX:D	SUFFIX:D	21L48-55C	21L48-55C
7C408-25C	7C408-35C	7C911-40C	7C911-30C	SUFFIX:F	SUFFIX:F	21L48-70C	21L48-55C
7C409-15C	7C409-25C	7C911-40M	7C911-30M	SUFFIX:L	SUFFIX:L	21L49-45C	21L49-45C
1,040,-130	70-250	, 0,11-4014	10711-JUHI	SOFTIAL.	JOI I IA.D	21247-430	21277-730
7C409-15M	7C409-25M	9122-25C	7C122-15C	SUFFIX:P	SUFFIX:P	21L49-55C	21L49-55C
7C409-15M	7C409-25IVI 7C409-35C	9122-25C 9122-25C	91L22-25C	2130-100C	7C130-55C	21L49-70C	21L49-55C 21L49-55C
7C420-40C	7C420-30C	9122-35C	9122-25C	2130-100C 2130-120C	7C130-55C	27C191-25C	7C292A-25C
7C420-40M	7C420-30M	9122-35C 9122-35C	91L22-35C	2130-720C 2130-70C	7C130-55C	27C191-25C	7C291A-25C+
7C420-65C	7C420-40C	9122-35C 9122-45C	93L422C	2147-35C	2147-35C	27C191-35C	7C291A-25C
7C420-65M	7C420-40M	91L22-25C	7C122-25C	2147-45C 2147-45C	2147-35C 2147-45C	27C191-35C 27C191-35C	7C292A-35C
7C420-03IVI	70420-40141	91L22-23C	/C122-25C	2147-43C	2147-430	2/0191-330	10232A-330
7C421-40C	7C421-30C	91L22-35C	7C122-35C	2147-45M	2147-45M	27C191-35C	7C292AL-35C
7C421-40M	7C421-30M	91L22-35C 91L22-45C	93L422AC	2147-55C	2147-55C	27C191-35M	7C292A-30M
7C421-65C	7C421-40C	93422AC	7C122-35C	2147-55M	2147-55M	27C191-35M	7C291A-45M
7C421-65M	7C421-40M	93422AC	9122-35C	2147-70C	2147-55M 2147-55C	27C291-25C	7C291A-25C
7C421-03M	7C424-30C	93422AC 93422AM	7C122-35M	2147-70M	2147-55M	27C291-25C 27C291-35C	7C291AL-35C
7C424-40M	7C424-30M	93422C	93L422AC	2148-35C	2148-35C	27C291-35C 27C291-45M	7C291A-35M
70424-40141	70424-30141	93 4 22C	73DT22AC	2140-33C	2140-35C	27C291-45W1	7C251A-35W
7C424-65C	7C424-40C	93422M	93422AM	21 48-35M	2148-35M	27C291A-30M	7C291A-30M
7C424-65M	7C424-40M	93422M	93L422AM	2148-45C	2148-45C	27LS03C	27LS03C
7C425-40C	7C425-30C	93L422AC	7C122-35C	2148-45M	2148-45M	27LS03M	27LS03M +
7C425-40M	7C425-30M	93L422AC 93L422AC	91L22-45C	2148-55C	2148-55C	27LS07C	27S07C+
7C425-65C	7C425-30M	93L422AC	7C122-35M	2148-55M	2148-55M	27LS191C	7C292-35C
7C425-65M	7C425-40M	93L422AM 93L422C	93L422AC	2148-70C	2148-55C	27LS191C 27LS291C	7C291-35C
10425-0514	/ CT23"TUIVI	7517220	JUNEAU	2140-700	2170-JJC	2/102/10	102)1-33C
7C428-40C	7C428-30C	93L422M	93L422AM	2148-70M	2148-55M	27LS291M	7C291-35M
7C428-40M	7C428-30M	PALC16L8-25C	PALC16L8L-25C	2149-35C	2149-35M	27PS181AC	7C282-45C
7C428-65C	7C428-40C	PALC16L8-30M	PALC16L8-20M	2149-35C 2149-45C	2149-35C 2149-45C	27PS181AM	7C282-45M +
7C428-65M	7C428-40M	PALC16L8-35C	PALC16L8-25C	2149-45M	2149-45M	27PS181C	7C282-45IVI
7C429-40C	7C429-30C	PALC16L8-40M	PALC16L8-30M	2149-45IVI 2149-55C	2149-45IVI 2149-55C	27PS181M	7C282-45M +
7C429-40M	7C429-30M		PALC16L8L-25C	2149-55M	2149-55M	27PS191AC	7C292-50C
70127-1014	(CTE)-JUIN	TALCIOLOL-33C	1.1101010101-230	2177-331 71	MATY-JUANA	Z/ISI/IAC	, 5272-300
7C429-65C	7C429-40C	PALC16R4-25C	PALC16R4L-25C	2149-70C	2149-55C	27PS191AM	7C292-50M+
7C429-65M	7C429-40M	PALC16R4-30M	PALC16R4-20M	2149-70M	2149-55M	27PS191C	7C292-50C
7C510-55C	7C510-45C	PALC16R4-35C	PALC16R4-25C	2167-35C	7C167-35C	27PS191M	7C292-50M +
7C510-65C	7C510-55C	PALC16R4-40M	PALC16R4-30M	2167-35M	7C167-35M	27PS281AC	7C281-45C
7C510-65M	7C510-55M		PALC16R4L-25C	2167-45C	7C167-45C	27PS281AM	7C281-45M +
7C510-05M	7C510-65C	PALC16R6-25C	PALC16R6L-25C	2167-45M	7C167-45M	27PS281C	7C281-45C
1	. 5510 650	1.11DOTORO-13C	1.12010101230	2.57 75111	, 0.07 1011	2.102010	, 0201-100
7C510-75M	7C510-65M	PALC16R6-30M	PALC16R6-20M	2167-55C	7C167-45C	27PS281M	7C281-45M +
7C516-45C	7C516-38C	PALC16R6-35C	PALC16R6-25C	2167-55M	7C167-45M	27PS291AC	7C291-50C
7C516-55C	7C516-45C	PALC16R6-40M	PALC16R6-30M	2167-70C	7C167-45C	27PS291AM	7C291-50M +
7C516-55M	7C516-42M		PALC16R6L-25C	2167-70M	7C167-45M	27PS291C	7C291-50C
7C516-75C	7C516-55C	PALC16R8-25C	PALC16R8L-25C	2168-35C	7C168-35C	27PS291M	7C291-50M +
7C516-75M	7C516-55M	PALC16R8-30M	PALC16R8-20M	2168-45C	7C168-45C	27S03AC	27S03AC
					. 3.00 ,00		

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB};

+ = meets all performance specs but may not meet I_{CC} or I_{SB};

• = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

- = functionally equivalent



							
AMD	CYPRESS	AMD .	CYPRESS	AMD	CYPRESS	AMD	CYPRESS
27S03AM	27S03AM	2901BC	2901CC	29L510M	7C510-75M	99C165-55C	7C166-45C+
27S03C	27803C	2901BM	2901CM	29L516C	7C516-75C	99C165-55M	7C166-45M +
27S03M	27S03M	2901CC	2901CC	29L516M	7C516-75M	99C165-70C	7C166-45C+
27S07AC	27S07AC	2901CM	2901CM	29L517C	7C517-75C	99C165-70M	7C166-45M +
27S07AM	27S07AM	2909AC	2909AC	29L517M	7C517-75M	99C641-25C	7C187-25C
				1			
27S07C	27S07C	2909AM	2909AM	3341C	3341C	99C641-35C	7C187-35C
27S07M	27S07M	2909C	2909AC	3341M	3341M	99C641-45C	7C187-45C
27S181AC	7C282-30C	2909M	2909M	54S189M	54S189M	99C641-45M	7C187-45M
27S181AM	7C282-45M	2910-1C	2910C	74S189C	74S189C	99C641-55C	7C187-45C
27S181C	7C282-45C	2910-1M	2910M	9122-25C	9122-25C	99C641-55M	7C187-45M
27S181M	7C282-45M	2910AC	2910AC	9122-35C	9122-25C 9122-35C	99C641-70C	
2/3101111	/C262-43IVI	2910AC	2910AC	9122-33C	9122-33C	99C041-70C	7C187-45C
	#G000 05G		******		- C100 000 f		
27S191AC	7C292-35C	2910AM	2910AM	9122-35M	7C122-35M	99C641-70M	7C187-45M
27S191AM	7C292-50M	2910C	2910C	9128-100C	6116-55C	99C68-35C	7C168-35C
27S191C	7C292-50C	2910M	2910M	9128-120M	6116-55M	99C68-45C	7C168-45C*
27S191M	7C292-50M	29116AC	7C9116AC	9128-150C	6116-55C	99C68-45M	7C168-45M*
27S191SAC	7C292A-20C	29116AM	7C9116AM	9128-150M	6116-55M	99C68-55C	7C168-45C*
27S25AC	7C225-30C	29116C	7C9116AC	9128-200C	6116-55C	99C68-55M	7C168-45M*
	. 0225 550	1	. 07110110	1202000	3110-330	,,000 55141	, 0100-10111
27825 434	70005 2534	2011614	700116434	0120 2003	6116 EENE	00000 700	70160 450*
27S25AM	7C225-35M	29116M	7C9116AM	9128-200M	6116-55M	99C68-70C	7C168-45C*
27S25C	7C225-40C	29117C	7C9117AC	9128-70C	6116-55C	99C68-70M	7C168-45M*
27S25M	7C225-40M	29117M	7C9117AM	9128-90M	6116-55 M	99C88H-35C	7C186-35C
27S25SAC	7C225-25C	2911AC	2911AC	9150-20C	7C150-15C	99C88H-45C	7C186-45C
27S25SAM	7C225-35M	2911AM	2911AM	9150-25C	7C150-25C	99C88H-45M	7C186-45M
27S281AC	7C281-30C	2911C	2911AC	9150-25M	7C150-25M	99C88H-55C	7C186-55C
27S281AM	7C281-45M	2911M	2911M	9150-35C	7C150-35C	99C88H-55M	7C186-55M
27S281C	7C281-45C	29510C	7C510-75C	9150-35M	7C150-35M	99C88H-70C	7C186-55C
27S281M	7C281-45M	29510M	7C510-75M	9150-35M 9150-45C	7C150-35M	99C88H-70M	
							7C186-55M
27S291AC	7C291-35C	29516AM	7C516-55M	9150-45M	7C150-35M	99CL68-35C	7C168-35C
27S291AM	7C291-50M	29516C	7C516-55C	91L22-35C	91L22-35C	99CL68-45C	7C168-45C*
27S291C	7C291-50C	29516M	7C516-55M	91L22-35M	7C122-35M	99CL68-45M	7C168-45M*
		ļ		1	·		
27S291M	7C291-50M	29517AC	7C517-38C	91L22-45C	91L22-45C	99CL68-55C	7C168-45C*
27S291SAC	7C291A-25C	29517C	7C517-55C	91L22-45M	7C122-35M	99CL68-55M	7C168-45M*
27S291SAM	7C291A-30M	29517M	7C517-55M	91L22-60C	7C122-35C+	99CL68-70C	7C168-45C*
27S35AC	7C235-30C	29701C	27S07C	91L50-25C	7C150-25C	99CL68-70M	7C168-45M*
27S35AM	7C235-40M	29701M	27S07M	91L50-35C	7C150-25C	PAL16L8A-4C	PALC16L8L-35C
27S35C	7C235-40C	29703C	27S03C	91L50-45C	7C150-35C	PAL16L8A-4M	PALC16L8-40M
1		l		1			
27S35M	7C235-40M	29703M	27S03M	93422AC	93422AC	PAL16L8AC	PALC16L8-25C
27S45AC	7C245-35C	29C01-1C	7C901-23C+	93422AM	93422AM	PAL16L8ALC	PALC16L8-25C
27S45AM	7C245-45M	29C01BA	7C901-32M	93422C	93422C	PAL16L8ALM	PALC16L8-30M
27S45C	7C245-45C	29C01BC	7C901-31C	93422M	93422M	PAL16L8AM	PALC16L8-30M
27S45M	7C245-45M	29C01C	7C901-31C	93L422AC	93L422AC	PAL16L8BM	PALC16L8-20M
27S45SAC	7C245-25C	29C01CC	7C901-31C	93L422AM	93L422AM	PAL16L8C	PALC16L8-35C
	00	1			, 1 MM 1114		1.1201020 000
27S45SAM	7C245A-25M —	29C10-1C	7C910-40C	93L422C	93L422C	PAL16L8LC	PALC16L8-35C
27S49A-45C	7C264-45C	29C101C	7C9101-40C	93L422M	93L422M	PAL16L8LM	PALC16L8-40M
27S49AC	7C264-45C	29C101M	7C9101-35M	99C164-35C	7C164-35C+	PAL16L8M	PALC16L8-40M
27S49AM	7C264-55M	29C10ABA	7C910-51M	99C164-45C	7C164-45C+	PAL16L8QC	PALC16L8L-35C
27S49C	7C264-55C	29C10AC	7C910-50C	99C164-45M	7C164-45M +	PAL16L8QM	PALC16L8-40M
27S49M	7C264-55M	29C10AC	7C910-93C	99C164-55C	7C164-45C+	PAL16R4A-4C	PALC16R4L-35C
1		i .					
27S51C	7C254-55C	29C116C	7C9116AC	99C164-55M	7C164-45M+	PAL16R4A-4M	PALC16R4-40M
27S51M	7C254-65M	29C116M	7C9116AM	99C164-70C	7C164-45C+	PAL16R4ALC	PALC16R4-25C
2841AC	3341C	29C117C	7C9117AC	99C164-70M	7C164-45M	PAL16R4ALM	PALC16R4-30M
2841AM	3341M	29L116AC	7C9116AC	99C165-35C	7C166-35C +	PAL16R4AM	PALC16R4-30M
2841C	3341C	29L116AM	7C9116AM	99C165-45C	7C166-45C+	PAL16R4BM	PALC16R4-20M
2841M	3341M	29L510C	7C510-75C	99C165-45M	7C166-45M +	PAL16R4C	PALC16R4-35C
Notes IIuless out			·· · · · · · · · · · · · · · · · · · ·				

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ; + = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ; - = functionally equivalent



- Davide	JNDUCTOR						
AMD	CYPRESS	DENSEPAK	CYPRESS	FAIRCHILD	CYPRESS	FAIRCHILD	CYPRESS
PAL16R4LC	PALC16R4-35C	1027-25C	1621HD-25C	100E422-5	100E422-5C	93L422AC	93L422AC
PAL16R4LM	PALC16R4-40M	1027-25C	1621HD-25C	100E422-5	10E422-5C	93L422AM	93L422AM
PAL16R4M	PALC16R4-40M	1027-25C 1027-35C	1621HD-30C	100E422-7	100E422-7C	93L422C	93L422C
					10E422-7C	93L422M	93L422M
PAL16R4QC	PALC16R4L-35C	1027-35C	1621HD-35C	100E422-7			
PAL16R4QM	PALC16R4-40M	1027-45C	1621HD-45C	100E474-7	100E474-7C	93 Z451AC	7C282-30C
PAL16R6A-4C	PALC16R6L-35C	1027-55C	1621HD-55C	100E474-7	10E474-7C	93 Z 451AM	7C282-45M
PAL16R6A-4M	PALC16R6-40M	16X17-25C	1611HV-25C	1600C45	7C187-45C	93Z451C	7C282-30C
PAL16R6AC	PALC16R6-25C	16X17-25C	1611HV-25C	1600C55	7C187-45C	93Z451M	7C282-45M
PAL16R6ALC	PALC16R6-25C	16X17-35C	1611HV-35C	1600C70	7C187-45C	93Z511C	7C292-35C
PAL16R6ALM	PALC16R6-30M	16X17-35C	1611HV-35C	1600M55	7C187-45M	93Z511M	7C292-50M
PAL16R6AM	PALC16R6-30M	16X17-45C	1611HV-45C	1600M70	7C187-45M	93Z565AC	7C264-45C
FALIOROAM	PALCIORO-30M	10217-450	1011114-450	100014170	/C10/-45IVI	932303AC	7C204-43C
PAL16R6BM	PALC16R6-20M	16X17-45C	1611HV-45C	1601C55	7C187-45C	93Z565AM	7C264-55M
PAL16R6C	PALC16R6-35C	16X17-55C	1611HV-55C	1620C35	7C164-35C +	93Z565C	7C264-55C
PAL16R6LC	PALC16R6-35C	41288-100C	1421HD-85C	1620M35	7C164-35M	93Z565M	7C264-55M
PAL16R6LM	PALC16R6-40M	41288-100C	1421HD-100C	1620M45	7C164-45M	93Z611C	7C292-25C
PAL16R6M	PALC16R6-40M	41288-70C	1421HD-70C	1621C25	7C164-25C+	93 Z 611 M	7C291A-30M
PAL16R6QC	PALC16R6L-35C	41288-85C	1421HD-85C	1622C25	7C166-25C+	93Z665C	7C264-35C
n	D. T. GLOD C. CO.		4.44.433	4/00/00-	#0466 A# ~ :	0000000	#G0(1.15.*
PAL16R6QM PAL16R8A-4C	PALC16R6-40M PALC16R8L-35	41288-85C 6432-45C	1421HD-85C 1830HD-45C	1622C35 1622M35	7C166-35C + 7C166-35M	93Z665M 93Z667C	7C264-45M 7C263-35C
				1622M45		93Z667M	7C263-33C 7C261-45M
PAL16R8A-4M	PALC16R8-40M	6432-55C	1830HD-55C		7C166-45M	93Z00/M	/C201-45IVL
PAL16R8AC	PALC16R8-25C	6432-55C	1830HD-55C	16L8A	PALC16L8-20M		
PAL16R8ALC	PALC16R8-25C	8M624-100C	1623HD-85C	16L8A	PALC16L8-25C	FUJITSU	CYPRESS
PAL16R8ALM	PALC16R8-30M	8M624-85C	1623HD-100C	16P8A	PALC16L8-20M	PREFIX:MB	PREFIX:CY
PAL16R8AM	PALC16R8-30M	8M656-35C	1610HD-35C	16P8A	PALC16L8-25C —	PREFIX:MBM	PREFIX:CY
PAL16R8BM	PALC16R8-20M	8M656-70C	1610HD-70C	16R4A	PALC16R4-20M	SUFFIX:F	SUFFIX:F
PAL16R8C	PALC16R8-35C	0.12000 700		16R4A	PALC16R4-25C	SUFFIX:M	SUFFIX:P
PAL16R8LC	PALC16R8-35C	EDI	CYPRESS	16R6A	PALC16R6-20M	SUFFIX:Z	SUFFIX:D
PAL16R8LM	PALC16R8-40M	PREFIX:ED	PREFIX:CYM	16R6A	PALC16R6-25C	100422A-5C	100E422-5C
				16R8A	PALC16R8-20M	100422A-3C 100422A-7C	100E422-7C
PAL16R8M	PALC16R8-40M	816H16C-25	1611HV-25C	IOKOA	PALCIOR8-20M	100422A-7C	100E422-7C
PAL16R8QC	PALC16R8L-35	816H16C-35	1611HV-35C	16R8A	PALC16R8-25C	100422AC	100E422-7C
PAL16R8QM	PALC16R8-40M	816H16C-45	1611HV-45C	16RP4A	PALC16R4-20M	100474A-3C	100E474-3C
PAL22V10AC	PALC22V10-25C	8M8128C-100	1421HD-85C	16RP4A	PALC16R4-25C	100474A-5C	100E474-5C
PAL22V10AM	PALC22V10-30M	8M8128C-70	1421HD-70C	16RP6A	PALC16R6-20M	100474A-7C	100E474-7C
PAL22V10C	PALC22V10-35C	H816H16C-25CC-		16 RP 6A	PALC16R6-25C	100474AC	100E474-7C
PAL22V10M	PALC22V10-40M	H816H16C-35CC-		16RP8A	PALC16R8-20M	10422A-5C	10E422-5C
		H816H16C-45CC-		16RP8A	PALC16R8-25C	10422A-7C	10E422-7C
ANALOG DEV	CYPRESS	H816H16C-55CC-		3341AC	3341C	10422AC	10E422-7C
PREFIX:ADSP	PREFIX:CY	I8M1664C100CC	1623HD-100C	3341C	3341C	10474A-3C	10E474-3C
SUFFIX:883B	SUFFIX:B	I8M1664C60CC	1623HD-55C	54F189	7C189-25M —	10474A-5C	10E474-5C
SUFFIX:D	SUFFIX:D	I8M1664C70CC	1623HD-70C	54F219	7C190-25M —	10474A-7C	10E474-7C
SUFFIX:E	SUFFIX:L	I8M1664C85CC	1623HD-85C	54F413	7C401-15M	10474AC	10E474-7C
SHEETV E	CLIEDIV D	101401200000	142011D 660	54010014	540100M	214711 25	2147.250
SUFFIX:F	SUFFIX:F	18M8128C60CC	1420HD-55C	54S189M	54S189M	2147H-35	2147-35C
SUFFIX:G	SUFFIX:G	I8M8128C70CC	1421HD-70C	74AC1010-40	7C510-45C	2147H-45	2147-45C
1010A	7C510-65C +	I8M8128C80CC	1421HD-70C	74F189	7C189-25C —	2147H-55	2147-55C
1010J	7C510-75C +	I8M8128C90CC	1421HD-85C	74F219	7C190-25C —	2147H-70	2147-55C
1010 K	7C510-75C+			74F413	7C401-15C	2148-55L	21L48-55C
1010S	7C510-75M +	FAIRCHILD	CYPRESS	74LS189	27LS03C	2148-70L	21L48-55C
		I		74S189	74S189C	2149-45	2149-45C
1010T	7C510-75M +	PREFIX:F	PREFIX:CY				
1010T 7C901-27M	7C510-75M + 7C901-32M	PREFIX:F	PREFIX:CY SUFFIX:D				
7C901-27M	7C901-32M	SUFFIX:D	SUFFIX:D	93422AC	93422AC	2149-55L	21L49-55C
		SUFFIX:D SUFFIX:F	SUFFIX:D SUFFIX:F	93422AC 93422AM	93422AC 93422AM	2149-55L 2149-70L	21L49-55C 21L49-55C
7C901-27M 7C901-32M	7C901-32M 2901CM	SUFFIX:D SUFFIX:F SUFFIX:L	SUFFIX:D SUFFIX:F SUFFIX:L	93422AC 93422AM 93422C	93422AC 93422AM 93422C	2149-55L 2149-70L 7132E	21L49-55C 21L49-55C 7C282-45C
7C901-27M	7C901-32M	SUFFIX:D SUFFIX:F	SUFFIX:D SUFFIX:F	93422AC 93422AM	93422AC 93422AM	2149-55L 2149-70L	21L49-55C 21L49-55C



		T		T		1	
FUJITSU	CYPRESS	HARRIS	CYPRESS	HITACHI	CYPRESS	HITACHI	CYPRESS
7132H	7C282-45C	PREFIX:HM	PREFIX:CY	PREFIX:HM	PREFIX:CY	6168HL-55	7C168-45C*
7132H-SK	7C281-45C	PREFIX:HPL	PREFIX:CY	PREFIX:HN	PREFIX:CY	6168HL-70	7C168-45C*
7132Y	7C282-30C	SUFFIX:8	SUFFIX:B	SUFFIX:CG	SUFFIX:L	6264-10	7C186-55C+
7132Y-SK	7C281-30C	PREFIX:1	SUFFIX:D	SUFFIX:G	SUFFIX:D	6264-12	7C186-55C+
7138E	7C292-50C	PREFIX:9	SUFFIX:F	SUFFIX:P	SUFFIX:P	6264-15	7C186-55C+
7138E-SK	7C291-50C	PREFIX:4	SUFFIX:L	. 100422C	100E422-7C	6267-35	7C167-35C+
7138E-W	7C292-50M	PREFIX:3	SUFFIX:P	100474-10C	100E474-7C	6267-45	7C167-45C
7138H	7C292-35C	16LC8-5	PALC16L8L-35C	100474-8C	100E474-7C	6268-25	7C168-25C
7138H-SK	7C291-35C	16LC8-8	PALC16L8-40M	100474C	100E474-7C	6268-35	7C168-35C
7138Y	7C292-35C	16LC8-9	PALC16L8-40M	10422C	10E422-7C	6287-45	7C187-45C
7138Y-SK	7C291-35C	16RC4-5	PALC16R4L-35C	10474-10C	100E474-7C	6287-55	7C187-45C
7144E	7C264-55C	16RC4-8	PALC16R4-40M	10474-8C	10E474-7C	6287-70	7C187-45C
7144E-W	7C264-55M	16RC4-9	PALC16R4-40M	10474C	100E474-7C	6288-35	7C164-35C
7144H	7C264-55C	16RC6-5	PALC16R6L-35C	25089	7C282-45C	6288-45	7C164-45C
7144Y	7C264-45C	16RC6-8	PALC16R6-40M	25089S	7C282-45C	6288-55	7C164-45C
7226RA-20	7C225-30C	16RC6-9	PALC16R6-40M	25169S	7C292-50C	6716	7C128-25C
7226RA-25	7C225-30C	16RC8-5	PALC16R8L-35C	4847	2147-55C	6787-30	7C187-25C
7232RA-20	7C235-30C	16RC8-8	PALC16R8-40M	4847-2	2147-45C	6788-25	7C164-25C
7232RA-20 7232RA-25	7C235-30C 7C235-30C	16RC8-9	PALCI6R8-40M	4847-3	2147-45C 2147-55C	6788-30	7C164-25C 7C164-25C
7238RA-20	7C245-25C	6-76161-2	7C291-50M	6116ALS-12	6116-55C*	0/00-30	/C104-23C
7238RA-25	7C245-35C	6-76161-5	7C291-50M 7C291-50C	6116ALS-15	6116-55C*	INMOS	CYPRESS
8128-10	7C128-55C	6-76161A-2	7C291-50M	6116ALS-20	6116-55C*	PREFIX:IMS	PREFIX:CY
8128-15	7C128-55C	6-76161A-5	7C291-50M	6116AS-12		SUFFIX:B	
0120-13	/C126-33C	0-70101A-3	/C291-30C	0110A3-12	6116-55C+	SUPPLA:B	SUFFIX:B
8167-70W	7C167-45M	6-76161B-5	7C291-35C	6116AS-15	6116-55C+	SUFFIX:P	SUFFIX:P
8167A-55	7C167-45C	6-7681-5	7C281-45C	6116AS-20	6116-55C+	SUFFIX:S	SUFFIX:D
8167A-70	7C167-45C	6-7681A-5	7C281-45C	6147	7C147-45C*	SUFFIX:W	SUFFIX:L
8168-55	7C168-45C	65162-5	6116-55C*	6147-3	7C147-45C*	1203-25	7C147-25C+
8168-70	7C168-45C	65162-8	6116-55M*	6147H-35	7C147-35C+	1203-35	7C147-35C+
8168-70W	7C168-45M	65162-9	6116-55 M *	6147H-45	7C147-45C+	1203-45	7C147-45C+
8171-55	7C187-45	65162B-5	6116-55C*	6147H-55	7C147-45C+	1203M-35	7C147-35M+
8171-70	7C187-45C	65162B-8	6116-55M*	6147HL-35	7C147-35C*	1203M-45	7C147-45M +
81C67-35	7C167-35C	65162B-9	6116-55M*	6147HL-45	7C147-45C*	1223-25	7C148-25C
81C67-45	7C167-45C	65162C-8	6116-55M*	6147HL-55	7C147-55C*	1223-25	7C148-35C
81C67-55W	7C167-45M	65162C-9	6116-55M*	6148	7C148-45C	1223-45	7C148-45C
81C68-45	7C168-45C	65162S-5	6116-55C*	6148H-35	21L48-35C	1223M-35	7C148-25M +
81C68-55W	7C168-45M+	65162S-9	6116-55M*	6148H-45	7C148-45C+	1223M-45	70140 4534 1
81C71-45	7C187-45M +	65262-8	7C167-45M*	6148H-55	7C148-45C+	1223M-43 1400-35	7C148-45M +
81C71-45 81C71-55	7C187-45C 7C187-45C	65262-8	7C167-45M* 7C167-45M*	6148HL-35	7C148-45C+ 21L48-35C*	1400-35	7C167-35C 7C167-45C
81C74-25	7C164-25C	65262B-8	7C167-45M*				7C167-45C 7C167-45C
81C74-35	7C164-25C 7C164-35C+			6148HL-45	7C148-45C*	1400-55 1400M-45	
81C74-35 81C74-45	7C164-35C + 7C164-45C	65262B-9 65262C-9	7C167-45M* 7C167-45M*	6148HL-55 6148L	7C148-45C* 7C148-45C*	1400M-45 1400M-55	7C167-45M 7C167-45M
i		l		ł		Į.	
81C75-25	7C166-25C	65262S-9	7C167-45M*	6167-6	7C167-45C+	1400M-70	7C167-45M
81C75-35	7C166-35C	76161-2	7C292-50M	6167-8	7C167-45C+	1403-25	7C167-25C
81C78-45	7C186-45C	76161A-2	7C292-50M	6167H-55	7C167-45C	1403-35	7C167-35C+
81C78-55	7C186-55C	76161A-5	7C292-50C	6167H-70	7C167-45C	1403-45	7C167-45C+
81C81-45	7C197-45C	76161B-5	7C292-35C	6167HL-55	- 7C167-45C*	1403-55	7C167-45C+
81C81-55	7C197-45C	76641-2	7C264-55M	6167HL-70	7C167-45C*	1403LM-35	7C167-35M*
81C84-45	7C194-45C	76641-5	7C264-55C	6167L-6	7C167-45C*	1403M-35	7C167-35M+
81C84-55	7C194-45C	76641A-5	7C264-45C	6167L-8	7C167-45C*	1403M-45	7C167-45M+
81C86-55	7C192-45C+	7681-2	7C282-45M	6168H-45	7C168-45C+	1403M-55	7C167-45M+
81C86-70	7C192-45C+	7681-5	7C282-45C	6168H-55	7C168-45C+	1403M-70	7C167-45M+
8464L-100	7C185-55C+	7681A-5	7C282-45C	6168H-70	7C168-45C+	1420-45	7C168-35C
8464L-70	7C185-45C+		* -	6168HL-45	7C168-45C*	1420-55	7C168-45C
L		<u> </u>		<u> </u>		1	

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ; + = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ; - = functionally equivalent



INMOS	CYPRESS	INMOS	CYPRESS	IDT	CYPRESS	IDT	CYPRESS
1420M-55	7C168-45M+	1800-45	7C197-45C	6116LA70TB	7C128-55M*	6167SA25	7C167-25C+
1420M-70	7C168-45M	1800M-35	7C197-35M	6116LA90	6116-55C*	6167SA35	7C167-35C+
1421C-40	7C169-40C	1800M-45	7C197-45M	6116LA90B	6116-55M*	6167SA35B	7C167-35M+
1423-25	7C168-25C +	1820-25	7C194-25C	6116LA90T	7C128-55C*	6167SA45	7C167-45C+
1423-35	7C168-35C +	1820-35	7C194-35C	6116LA90TB	7C128-55M*	6167SA45B	7C167-45M +
İ							
1423-40	7C168-45C+	1820-45	7C194-45C	6116S120B	6116-55M +	6167SA55	7C167-45C+
1423M-35	7C168-35M*			6116S150B	6116-55M +	6167SA55B	7C167-45M +
1423M-45	7C168-45M*	IDT	CYPRESS	6116855	6116-55C+	6167SA70B	7C167-45M +
1423M-55	7C168-45M*	PREFIX:IDT	PREFIX:CY	6116S55B	6116-55 M +	6168L100B	7C168-45M*
1433-30	7C128-25C +	PREFIX:IDT	PREFIX:CYM	6116S70	6116-55C+	6168L45	7C168-45C*
1433-35	7C128-35C+	SUFFIX:B	SUFFIX:B	6116S70B	6116-55M +	6168L55	7C168-45C*
Ĭ							
1433-45	7C128-45C+	SUFFIX:D	SUFFIX:D	6116 S 90	6116-55C+	6168L55B	7C168-45M*
1433-55	7C128-55C+	SUFFIX:F	SUFFIX:F	6116S90B	6116-55M +	6168L70	7C168-45C*
1433M-35	7C128-35M +	SUFFIX:L	SUFFIX:L	6116SA120B	6116-55M+	6168L70B	7C168-45M*
1433M-45	7C128-45M +	SUFFIX:P	SUFFIX:P	6116SA120TB	7C128-55M +	6168L85	7C168-45C*
1433M-55	7C128-55M +	39C01CB	7C901-32M +	6116SA35	6116-35C+	6168L85B	7C168-45M*
1600-35	7C187-35C	39C01CC	2901CC+	6116SA35B	6116-45M +	6168LA25	7C168-25C*
1,000.45	70107.450	20001015	2001 (7) 4 1	(11/01/20)	70120 250 1	(1(OT 425	701(0.250*
1600-45	7C187-45C	39C01CM	2901CM +	6116SA35T	7C128-35C +	6168LA35	7C168-35C*
1600-55	7C187-45C	39C01DB	7C901-27M+	6116SA35TB	7C128-35M +	6168LA35B	7C168-35M*
1600-70	7C187-45C	39C01DC	7C901-23C+	6116SA45	6116-45C+	6168LA45	7C168-45C*
1600M-45	7C187-45M +	39C09A	7C909-40C +	6116SA45B	6116-45M +	6168LA45B	7C168-45M* 7C168-45C*
1600M-55	7C187-45M +	39C09AB 39C10B	7C909-40M +	6116SA45T	7C128-45C+	6168LA55	7C168-45M*
1600M-70	7C187-45M +	39C10B	7C910-50C —	6116SA45TB	7C128-45M+	6168LA55B	/C106-43IVI
1601LM-45	7C187-45M+	39C10BB	7C910-51M	6116SA55	6116-55C+	6168LA70B	7C168-45M*
1601LM-55	7C187-45M +	39C11A	7C911-40C+	6116SA55B	6116-55M+	6168S100B	7C168-45M +
1601LM-70	7C187-45M +	39C11AB	7C911-40M +	6116SA55T	7C128-55C+	6168S45	7C168-45C+
1620-35	7C164-35C	49C401	7C9101-40C	6116SA55TB	7C128-55M +	6168S55	7C168-45C+
1620-45	7C164-45C+	49C401	7C9101-45M —	6116SA70	6116-55C+	6168S55B	7C168-45M +
1620-55	7C164-45C+	6116L120B	6116-55M*	6116SA70B	6116-55M +	6168S70	7C168-45C
1020 33	10101-130 1	011021202	0110 2514	OTTOS/T/OB	0110 33111 1	0100570	70100 150
1620-70	7C164-45C+	6116L150B	6116-55M*	6116SA70T	7C128-55C+	6168S70B	7C168-45M
1620M-45	7C164-45M	6116L55	6116-55C*	6116SA70TB	7C128-55M +	6168S85	7C168-45C
1620M-55	7C164-45M	6116L55B	6116-55M*	6116SA90	6116-55C+	6168S85B	7C168-45M
1620M-70	7C164-45M	6116L70	6116-55C*	6116SA90B	6116-55M+	6168SA25	7C168-25C+
1624-35	7C166-35C+	6116L70B	6116-55M*	6116SA90T	7C128-55C+	6168SA35	7C168-35C+
1624-45	7C166-45C+	6116L90	6116-55C*	6116SA90TB	7C128-55M +	6168SA35B	7C168-35M+
		}		ĺ			
1624-55	7C166-45C+	6116L90B	6116-55M*	6167L100B	7C167-45M*	6168SA45	7C168-45C+
1624-70	7C166-45C+	6116LA120B	6116-55M*	6167L55B	7C167-45M*	6168SA45B	7C168-45M +
1624M-45	7C166-45M	6116LA120TB	7C128-55M*	6167L70B	7C167-45M*	6168SA55	7C168-45C+
1624M-55	7C166-45M	6116LA35	6116-35C*	6167L85B	7C167-45M*	6168SA55B	7C168-45M+
1624M-70	7C166-45M	6116LA35B	6116-45M*	6167LA25	7C167-25C*	6168SA70B	7C168-45M+
1625-25	7C164-25C	6116LA35T	7C128-35C*	6167LA35	7C167-35C*	7130L100	7C130-55C*
		1					
1625-35	7C164-35C	6116LA35TB	7C128-35M*	6167LA35B	7C167-35M*	7130L100B	7C130-55M
1625M-35	7C164-45M	6116LA45	6116-45C*	6167LA45	7C167-45C*	7130L120B	7C130-55M
1625M-45	7C164-45M	6116LA45B	6116-45M*	6167LA45B	7C167-45M*	7130L55	7C130-55C*
1630-45	7C186-45C +	6116LA45T	7C128-45C*	6167LA55	7C167-45C*	7130L70	7C130-55C*
1630-55	7C186-55C+	6116LA45TB	7C128-45M*	6167LA55B	7C167-45M*	7130L90	7C130-55C*
1630-70	7C186-55C+	6116LA55	6116-55C*	6167LA70B	7C167-45M*	7130S100	7C130-55C
16201 14 70	70106 5534	6116LA55B	6116 55N#*	61670100D	70167 4514	7120C100D	7C130-55M
1630LM-70 1630M-45	7C186-55M 7C186-45M	6116LA55B	6116-55M* 7C128-55C*	6167S100B 6167S45	7C167-45M 7C167-45C	7130S100B 7130S120B	7C130-55M 7C130-55M
1630M-45	7C186-55M +	6116LA55TB	7C128-55M*	6167S55	7C167-45C	7130S120B	7C130-55C
1630M-55 1630M-70	7C186-55M + 7C186-55M	6116LA331B	6116-55C*	6167S55B	7C167-45M	7130833 7130870	7C130-55C
1800-30	7C180-35M 7C197-25C	6116LA70B	6116-55M*	6167S70B	7C167-45M	7130S70 7130S90	7C130-55C
1800-35	7C197-25C 7C197-35C	6116LA70B	7C128-55C*	6167S85B	7C167-45M	7130390 7132L100	7C132-55C*
1000-00	10171-000	VIIOLATOI	70120-330	010/003B	, 0107-1011	, 1321100	, 5154-556



		1					
IDT	CYPRESS	IDT	CYPRESS	IDT	CYPRESS	IDT	CYPRESS
7132L100B	7C132-55M*	71682L100B	7C172-45M*	71981S55B	7C161-45M	7202SA-120B	7C424-65M
7132L120B	7C132-55M*	71682L45	7C172-45C*	71981S70	7C161-45C	7202SA-35	7C424-30C
7132L55	7C132-55C*	71682L55	7C172-45C*	71981S70B	7C161-45M	7202SA-40B	7C424-40M
7132L70	7C132-55C*	71682L55B	7C172-45M*	71981S85B	7C161-45M	7202SA-50	7C424-40C
7132L70B	7C132-55M*	71682L70	7C172-45C*	71982S35	7C162-35C	7202SA-50B	7C424-40M
		1					
7132L90	7C132-55C*	71682L70B	7C172-45M*	71982S35B	7C162-35M	7202SA-65	7C424-65C
7132L90B	7C132-55M*	71682L85B	7C172-45M*	71982845	7C162-45C	7202SA-65B	7C424-65M
7132S100	7C132-55C+	71682LA25	7C172-25C*	71982S45B	7C162-45M	7202SA-80	7C424-65C
7132S100B	7C132-55M +	71682LA35	7C172-35C*	71982S55	7C162-45C	7202SA-80B	7C424-65M
7132S120B	7C132-55M +	71682LA35B	7C172-35M*	71982S55B	7C162-45M	7210-120B	7C510-75M+
7132S55	7C132-55C+	71682LA45	7C172-45C*	71982S70	7C162-45C	7210-200B	7C510-75M +
7132033	70132-330 1	/1002EA43	70172-430	71702570	7C102-43C	7210-200D	7C510-75W1
7132S70	7C132-55C+	71682LA45B	7C172-45M*	71982S70B	7C162-45M	7210-55B	7C510-55M
7132S70B	7C132-55M +	71682LA55	7C172-45C*	71982S85B	7C162-45M	7210-65B	7C510-65M
7132870B	7C132-55C+	71682LA55B	7C172-45C 7C172-45M*	7198S35	7C166-35C	7210-03B 7210-75B	7C510-05M 7C510-75M
7132S90B	7C132-55M +	71682S100B	7C172-45M +	7198S35B	7C166-35M	7210-85B	7C510-75M
7164S35	7C186-35C	71682S45	7C172-45C+	7198S45	7C166-45C	7210L-45	7C510-45C+
7164S45	7C186-45C	71682S55	7C172-45C+	7198S45B	7C166-45M	7210L100	7C510-75C+
7164S45B	7C186-45M	71682S55B	7C172-45M +	7198S55	7C166-45C	7210L165	7C510-75C+
7164855	7C186-55C	71682S70	7C172-45C+	7198S55B	7C166-45M	7210L55	7C510-55C+
7164S55B	7C186-55M	71682S70B	7C172-45M +	7198S70	7C166-45C	7210L65	7C510-65C+
7164S70	7C186-55C	71682S85B	7C172-45M +	7198S70B	7C166-45M	7210L75	7C510-75C+
7164S70B	7C186-55M	71682SA25	7C172-25C+	7198S85B	7C166-45M	7216L120B	7C516-75M +
7164S85B	7C186-55M	71682SA35	7C172-35C+	7201LA-120	7C420-65C +	7216L140	7C516-75C+
		}					
71681L100B	7C171-45M*	71682SA35B	7C172-35M +	7201LA-120B	7C420-65M +	7216L185B	7C516-75M+
71681L45	7C171-45C*	71682SA45	7C172-45C+	7201LA-35	7C420-30C+	7216L55	7C516-55C+
71681L55	7C171-45C*	71682SA45B	7C172-45M +	7201LA-40B	7C420-40M+	7216L55B	7C516-55M
71681L55B	7C171-45M*	71682SA55	7C172-45C+	7201LA-50	7C420-40C +	7216L65	7C516-65C+
71681L70	7C171-45C*	71682SA55B	7C172-45M +	7201LA-50B	7C420-40M +	7216L65B	7C516-65M
71681L70B	7C171-45M*	7187\$30	7C187-25C	7201LA-65	7C420-65C+	7216L75	7C516-75C+
	, 01,1 ,01,1	110.000	10.07 200	1 7201211 00	70120 000 1	1210213	70310 730 1
71681L85B	7C171-45M*	7187S35	7C187-35C	7201LA-65B	7C420-65M+	7216L75B	7C516-75M
71681LA25	7C171-25C*	7187S35B	7C187-35M	7201LA-80	7C420-65C+	7216L90	7C516-75C+
71681LA35	7C171-35C*	7187S45	7C187-35N1 7C187-45C	7201LA-80B	7C420-65M +	7216L90B	7C516-75M +
71681LA35B	7C171-35M*	7187S45B	7C187-45M	7201SA-120	7C420-65C	7217L120B	7C517-75M +
71681LA45	7C171-35M	7187S55	7C187-45C	7201SA-120B	7C420-65M	7217L120B 7217L140	7C517-75C+
71681LA45B	7C171-45M*	7187S55B	7C187-45M	7201SA-120B 7201SA-35	7C420-03W		
/1001LA43B	/C1/1-45IVI	110/3338	/C18/-45MI	/2018A-33	/C420-30C	7217L185B	7C517-75M+
716017 455	70171 450\$	7107070	20102.450	700104 400	50400 4014	50.57.45	#G### 4#G
71681LA55	7C171-45C*	7187S70	7C187-45C	7201SA-40B	7C420-40M	7217L45	7C517-45C+
71681LA55B	7C171-45M*	7187S70B	7C187-45M	7201SA-50	7C420-40C	7217L55	7C517-55C+
71681LA70B	7C171-45M*	7187S85	7C187-45C	7201SA-50B	7C420-40M	7217L55B	7C517-55M
71681S100B	7C171-45M +	7187S85B	7C187-45M	7201SA-65	7C420-65C	7217L65	7C517-65C +
71681S45	7C171-45C+	7188S30	7C164-25C	7201SA-65B	7C420-65M	7217L65B	7C517-65M
71681855	7C171-45C+	7188S35	7C164-35C	7201SA-80	7C420-65C	7217L75	7C517-75C+
		ł		ļ		1	
71681S55B	7C171-45M +	7188S45	7C164-45C	7201SA-80B	7C420-65M	7217L75B	7C517-75M
71681870	7C171-45C+	7188S45B	7C164-45M	7202LA-120	7C424-65C +	7217L90	7C517-75C+
71681S70B	7C171-45M +	7188S55	7C164-45C	7202LA-120B	7C424-65M +	7217L90B	7C517-75M +
71681S85B	7C171-45M +	7188S55B	7C164-45M	7202LA-35	7C424-30C+	7M4016S35C	1641HD-35C
71681SA25	7C171-25C+	7188S70	7C164-45C	7202LA-40B	7C424-40M +	7M4016S45C	1641HD-45C
71681SA35	7C171-35C+	7188S70B	7C164-45M	7202LA-50	7C424-40C+	7M4016S55C	1641HD-55C
		}				1	
71681SA35B	7C171-35M +	7188S85B	7C164-45M	7202LA-50B	7C424-40M+	7M4017S40C	1830HD-35C
71681SA45	7C171-45C+	71981S35	7C161-35C	7202LA-65	7C424-65C +	7M4017S45C	1830HD-45C
71681SA45B	7C171-45M +	71981S35B	7C161-35M	7202LA-65B	7C424-65M +	7M4017S50C	1830HD-45C
71681SA55	7C171-45C+	71981S35B 71981S45	7C161-45C	7202LA-80	7C424-65C +	7M4017S50CB	
71681SA55B	7C171-45M +	71981S45B		E .			1830HD-45MB
			7C161-45M	7202LA-80B	7C424-65M +	7M4017S55C	1830HD-55C
71681SA70B	7C171-45M +	71981S55	7C161-45C	7202SA-120	7C424-65C	7M4017S60C	1830HD-55C

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ; + = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ; - = functionally equivalent



							
IDT	CYPRESS	IDT	CYPRESS	LATTICE	CYPRESS	LATTICE	CYPRESS
7M4017S60CB	1830HD-55MB	8MP624S40S	1626PS-35C	16K4-25	7C168-25C	64E4-45	7C166-45C
7M4017S70C	1830HD-55C	8MP624S45S	1626PS-45C	16K4-35	7C168-35C	64E4-55	7C166-45C
7M4017S70CB	1830HD-55MB	8MP624S50S	1626PS-45C	16K4-35M	7C168-35M	64K1-35	7C187-35C
7M624S30C	1621HD-30C	8MP624S60S	1626PS-45C	16K4-45	7C168-45C	64K1-45	7C187-45C
7M624S35C	1621HD-35C	8MP824S40S	1422PS-35C	16K4-45M	7C168-45M	64K1-45M	7C187-45M
7M624S35CB	1621HD-35MB	8MP824S45S	1422PS-45C	16K8-35	7C128-35C+	64K1-55	7C187-45C
7M624S45C	1621HD-45C	8MP824S50S	1422PS-45C	16K8-55	7C128-45C+	64K1-55M	7C187-45M
7M624S45CB	1621HD-45MB	8MP824S60S	1422PS-55C	16V8-25	PALC16L8-25C	64K4-35	7C164-35C
7M624S55C	1621HD-45C	8MP824S70S	1422PS-55C	16V8-25	PALC16R4-25C	64K4-45	7C164-45C
7M624S55CB	1621HD-45MB			16V8-25	PALC16R6-25C	64K4-45M	7C164-45M
7M624S65C	1621HD-45C	INTEL	CYPRESS	16V8-25	PALC16R8-25C	64K4-55	7C164-45C
7M624S65CB	1621HD-45MB	PREFIX:D	SUFFIX:D	16V8-25L	PALC16L8-25C	64K4-55M	7C164-45M
7MC4005S25CV	1611HV-25C	PREFIX:L	SUFFIX:L	16V8-25L	PALC16R4-25C	64K8-35	7C186-35C
7MC4005S30CV	1611HV-30C	PREFIX:P	SUFFIX:P	16V8-25L	PALC16R6-25C	64K8-45	7C186-45C
7MC4005S35CV	1611HV-35C	SUFFIX:/B	SUFFIX:B	16V8-25L	PALC16R8-25C	64K8-45	7C264-45C
7MC4005S45CV	1611HV-45C	2147H	2147-55C	16V8-25Q	PALC16L8L-25C	64K8-45M	7C186-45M
7MC4005S45CV 7MC4005S55CV	1611HV-45C	2147H-1	2147-35C 2147-35C	16V8-25Q	PALC16R4L-25	64K8-55	7C186-55C
1.120100303301	1012111-100		21.7 330		1.1DOIOICTE 23	0.110-00	, 5100-556
7MC4032S25CV	1822HV-25C	2147H-2	2147-45C	16V8-25Q	PALC16R6L-25	64K8-55	7C264-55C
7MC4032S30CV	1822HV-30C	2147H-3	2147-45C 2147-55C	16V8-25Q	PALC16R8L-25	64K8-55M	7C186-45M
7MC4032S40CV	1822HV-35C	2147HL	7C147-45C	16V8-30	PALC16L8-30M	64K8-70	7C264-55C
7MC4032S40CV	1822HV-45C	2148H	2148-55C	16V8-30	PALC16R4-30M	L1010-45	7C510-45C+
7MP4008L100S	1461PS-100C	2148H-2	2148-45C	16V8-30	PALC16R6-30M	L1010-65	7C510-65C +
7MP4008L85S	1461PS-85C	2148H-3	2148-55C	16V8-30	PALC16R8-30M	L1010-65B	7C510-65M +
71411 400012035	140115-050	214011-3	2140-33C	1010-50	TALCTORO-JONI	LIGIO-03B	7C310-03N1 1
7MP4008S45S	1460PS-45C	2148HL	21L48-55C	16V8-30L	PALC16L8-30M	L1010-90	7C510-75C+
7MP4008S55S	1460PS-55C	2148HL-3	21L48-55C	16V8-30L	PALC16R4-30M	L1010-90B	7C510-75M+
7MP4008S70S	1460PS-70C	2149H	2149-55C	16V8-30L	PALC16R6-30M	Біото-эов	7C510-75141 1
8M624S45C	1620HD-45C	2149H-1	2149-35C 2149-35C	16V8-30L	PALC16R8-30M	MICRON	CYPRESS
8M624S50C	1620HD-45C	2149H-2	2149-45C	16V8-30Q	PALC16L8-30M	PREFIX:MT	PREFIX:CY
8M624S50CB	1620HD-45MB	2149H-3	2149-55C	16V8-30Q	PALC16R4-30M	5C1601-20C	7C167A-20C
01/1024550CD	10201115-431416	214711-3	2147-330	1010-30Q	1 ALCION-JOIN	JC1001-20C	7C107A-20C
8M624S60C	1620HD-55C	2149HL	21L49-55C	16V8-30Q	PALC16R6-30M	5C1601-25C	7C167A-25C
8M624S60CB	1620HD-55MB	51C66-25	7C167-25C —	16V8-30Q	PALC16R8-30M	5C1601-25M	7C167A-25M
8M624S70C	1620HD-55C	51C66-30	7C167-25C —	16V8-35	PALC16L8-35C	5C1601-35C	7C167A-35C
8M624S70CB	1620HD-55MB	51C66-35	7C167-25C —	16V8-35	PALC16R4-35C	5C1601-35M	7C167A-35M
8M656S40C	1610HD-35C	51C66-35L	7C167-25C-	16V8-35	PALC16R6-35C	5C1601-45C	7C167A-45C
8M656S50C	1610HD-50C	51C67-30	7C167-25C+	16V8-35	PALC16R8-35C	5C1601-45M	7C167A-45M
51720700300	101112-300	1 3100,-30	.010/ 250 1	10.035	111D101010-55C	J01001-TJIII	. 010//1 15/11
8M656S60CB	1610HD-50MB	51C67-35	7C167-35C+	16V8-35L	PALC16L8-35C	5C1604-20C	7C168A-20C
8M656S70C	1610HD-50C	51C67-35L	7C167-35C+	16V8-35L	PALC16R4-35C	5C1604-25C	7C168A-25C
8M656S70CB	1610HD-50MB	51C68-30	7C168-25C +	16V8-35L	PALC16R6-35C	5C1604-25M	7C168A-25M
8M824L100C	1421HD-85C	51C68-35	7C168-35C+	16V8-35L	PALC16R8-35C	5C1604-25M	7C168A-35C
8M824L100N	1421HD-85C	M2147H-3	7C169-40M	16V8-35Q	PALC16L8L-35C	5C1604-35C	7C168A-35M
8M824L85C	1421HD-85C	M2148H	2148-55M	16V8-35Q	PALC16R4L-35C	5C1604-45C	7C168A-45C
-1.102.2000]	_1.0 -0.14	*****		3 2	. 0 100
8M824L85N	1421HD-85C	M2149H	2149-55M	16V8-35Q	PALC16R6L-35C	5C1604-45M	7C168A-45M
8M824S45C	1420HD-45C	M2149H-2	2149-45M	16V8-35Q	PALC16R8L-35C	5C1605-20C	7C170A-20C
8M824S45N	1420HD-45C	M2149H-3	2149-55M	20V8-25	PLDC20G10-25C	5C1605-25C	7C170A-25C
8M824S50C	1420HD-45C			20V8-25L	PLDC20G10-25C	5C1605-25M	7C170A-25M
8M824S50CB	1420HD-45MB	LATTICE	CYPRESS	20V8-25Q	PLDC20G10-25C	5C1605-35C	7C170A-35C
8M824S50N	1420HD-45C	PREFIX:EE	PREFIX:CY	20V8-35	PLDC20G10-30M	5C1605-35M	7C170A-35M
		1					
8M824S60C	1420HD-55C	PREFIX:GAL	PREFIX:CY	20V8-35	PLDC20G10-35C	5C1605-45C	7C170A-45C
8M824S60CB	1420HD-55MB	PREFIX:SR	PREFIX:CY	20V8-35L	PLDC20G10-30M	5C1605-45M	7C170A-45M
8M824S60N	1420HD-55C	SUFFIX:B	SUFFIX:B	20V8-35L	PLDC20G10-35C	5C1606-20C	7C171A-20C
8M824S70C	1421HD-70C	SUFFIX:D	SUFFIX:D	20V8-35Q	PLDC20G10-30M	5C1606-25C	7C171A-25C
8M824S70CB	1420HD-55MB	SUFFIX:L	SUFFIX:L	20V8-35Q 20V8-35Q	PLDC20G10-35K1	5C1606-25M	7C171A-25M
8M824S70N	1421HD-70C	SUFFIX:P	SUFFIX:P	64E4-35	7C166-35C	5C1606-35C	7C171A-25M
CITION IN / OLT		1	~~1 1 111.1	1 3121 33	. 0100 550	301000-330	. 01.111 330

| Tote: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB};

+ = meets all performance specs but may not meet I_{CC} or I_{SB};

* = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

- = functionally equivalent



MICRON	CYPRESS	MICRON	CYPRESS	MMI	CYPRESS	ммі	CYPRESS
5C1606-35M	7C171A-35M	5C6407-25C	7C162-25C	5381-2	7C282-45M	C57401	7C401-10M
5C1606-45C	7C171A-45C	5C6407-25M	7C162-25M	5381S-1	7C281-45M	C57401A	7C401-10M
5C1606-45M	7C171A-45M	5C6407-35C	7C162-35C	5381S-2	7C281-45M 7C281-45M	C57401A C57402	7C401-10M 7C402-10M
5C1607-20C	7C171A-43M	5C6407-35M	7C162-35M	53RA1681AS	7C245-35M —	C57402A	7C402-10M 7C402-10M
5C1607-25C	7C172A-25C	5C6407-45C	7C162-35M 7C162-45C		7C245-35M — 7C245-45M —		
JC1007-23C	/C1/2A-23C	3C0407-43C .	/C102-43C	53RA1681S	/C245-45IVI —	C67401A	7C401-15C
5C1607-25M	7C172A-25M	5C6407-45M	7C162-45M	53RA481AS	7C225-35M	C67401B	7C403-25C
5C1607-25M	7C172A-25M	5C6408-20C	7C185-20C	53RA481S			
5C1607-35M	7C172A-35C 7C172A-35M	5C6408-25C			7C225-40M	C67402	7C402-10C
5C1607-35M			7C185-25C	53RS1681AS	7C245-35M —	C67402A	7C402-15C
4	7C172A-45C	5C6408-25M	7C185-25M	53RS1681S	7C245-45M —	C67402B	7C404-25C
5C1607-45M	7C172A-45M	5C6408-35C	7C185-35C	53RS881AS	7C235-40M —	C67L401	7C401-5C
5C1608-20C	7C128A-20C	5C6408-35M	7C185-35M	53RS881S	7C235-40M —	C67L401D	7C401-15C
501(00.350	70100 4 050	50(400,450	70105 450	2201701	EG202 503 5	G(#Y 400P)	#G100 1#G
5C1608-25C	7C128A-25C	5C6408-45C	7C185-45C	53\$1681	7C292-50M	C67L402D	7C402-15C
5C1608-25M	7C128A-25M	5C6408-45M	7C185-45M	53S1681AS	7C291-35M	PAL12L10C	PLDC20G10-35C
5C1608-35C	7C128A-35C	5C6408-55C	7C128-55C	53S1681S	7C291-50M	PAL12L10M	PLDC20G10-40M
5C1608-35M	7C128A-35M	5C6408-55M	7C185-55M	53S881	7C282-45M	PAL14L8C	PLDC20G10-35C
5C1608-45C	7C128A-45C			53S881A	7C282-45M	PAL14L8M	PLDC20G10-40M
5C1608-45M	7C128A-45M	MITSUBISHI	CYPRESS	53S881AS	7C281-45M	PAL16L6C	PLDC20G10-35C
501000 550	701004 770	DD EETT S CO.	DD FERM CT	******	# COOL 15- 5		
5C1608-55C	7C128A-55C	PREFIX:M5M	PREFIX:CY	53S881S	7C281-45M	PAL16L6M	PLDC20G10-40M
5C1608-55M	7C128A-55M	SUFFIX:AP	SUFFIX:L	57401	7C401-10M	PAL16L8A-2C	PALC16L8-35C
5C2561-25C	7C197-25C	SUFFIX:FP	SUFFIX:F	57401A	7C401-10M	PAL16L8A-2M	PALC16L8-40M
5C2561-35C	7C197-35C	SUFFIX:K	SUFFIX:D	57402	7C402-10M	PAL16L8A-4C	PALC16L8L-35C
5C2561-35M	7C197-35M	SUFFIX:P	SUFFIX:P	57402A	7C402-10M	PAL16L8A-4M	PALC16L8-40M
5C2561-45C	7C197-45C	21C67P-35	7C167-35C	6381-1	7C282-45C	PAL16L8AC	PALC16L8-25C
1		J		1			
5C2561-45M	7C197-45M	21C67P-45	7C167-45C	6381-2	7C282-45C	PAL16L8AM	PALC16L8-30M
5C6401-20C	7C187-20C	21C67P-55	7C167-45C	6381S-1	7C281-45C	PAL16L8B-2C	PALC16L8-25C
5C6401-25C	7C187-25C	21C68P-35	7C168-35C	6381S-2	7C281-45C	PAL16L8B-2M	PALC16L8-30M
5C6401-25M	7C187-25M	21C68P-45	7C168-45C	63RA1681AS	7C245-35C —	PAL16L8B-4C	PALC16L8L-35C
5C6401-35C	7C187-35C	21C68P-55	7C168-45C	63RA1681S	7C245-35C —	PAL16L8B-4M	PALC16L8-40M
5C6401-35M	7C187-35M	5165L-100	7C186-55C+	63RA481AS	7C225-25C	PAL16L8BM	PALC16L8-20M
		1				•	
5C6401-45C	7C187-45C	5165L-120	7C186-55C+	63RA481S	7C225-30C	PAL16L8C	PALC16L8-35C
5C6401-45M	7C187-45M	5165L-70	7C186-55C+	63RS1681AS	7C245-35C	PAL16L8D-4C	PALC16L8L-25C
5C6404-20C	7C164-20C	5165P-100	7C186-55C+	63RS1681S	7C245-35C —	PAL16L8D-4M	PALC16L8-30M
5C6404-25C	7C164-25C	5165P-120	7C186-55C+	63RS881AS	7C235-30C —	PAL16L8M	PALC16L8-40M
5C6404-25M	7C164-25M	5165P-70	7C186-55C+	63RS881S	7C235-30C	PAL16R4A-2C	PALC16R4-35C
5C6404-35C	7C164-35C	5178P-45	7C186-45C+	63S1681	7C292-50C	PAL16R4A-2M	PALC16R4-40M
		1		ł			
5C6404-35M	7C164-35M	5178P-55	7C186-55C+	63S1681A	7C292-35C	PAL16R4A-4C	PALC16R4L-35C
5C6404-45C	7C164-45C	5187P-25	7C187-25C	63S1681AS	7C291-35C	PAL16R4A-4M	PALC16R4-40M
5C6404-45M	7C164-45M	5187P-35	7C187-35C	63S1681S	7C291-50C	PAL16R4AC	PALC16R4-25C
5C6405-20C	7C166-20C	5187P-45	7C187-45C	63S881	7C281-45C	PAL16R4AM	PALC16R4-30M
5C6405-25C	7C166-25C	5187P-55	7C187-45C	63S881	7C282-45C	PAL16R4B-2C	PALC16R4-25C
5C6405-25M	7C166-25M	5188P-25	7C164-25C	63S881A	7C281-30C	PAL16R4B-2M	PALC16R4-30M
1			- -]			
5C6405-35C	7C166-35C	5188P-35	7C164-35C	63S881A	7C282-30C	PAL16R4B-4C	PALC16R4L-35C
5C6405-35M	7C166-35M	5188P-45	7C164-45C	67401	7C401-10C	PAL16R4B-4M	PALC16R4-40M
5C6405-45C	7C166-45C	5188P-55	7C164-45C	67401A	7C401-15C	PAL16R4BM	PALC16R4-20M
5C6405-45M	7C166-45M		·- -	67401B	7C403-25C	PAL16R4C	PALC16R4-35C
5C6406-20C	7C161-20C	ммі	CYPRESS	67401D	7C403-25C	PAL16R4D-4C	PALC16R4L-25C
5C6406-25C	7C161-25C	SUFFIX:883B	SUFFIX:B	67402	7C402-10C	PAL16R4M	PALC16R4-40M
1	·			[
5C6406-25M	7C161-25M	SUFFIX:F	SUFFIX:F	67402A	7C402-15C	PAL16R6A-2C	PALC16R6-35C
5C6406-35C	7C161-35C	SUFFIX:J	SUFFIX:D	67402B	7C402-15C 7C402-25C	PAL16R6A-2M	PALC16R6-40M
5C6406-35M	7C161-35M	SUFFIX:L	SUFFIX:L	67402D	7C404-25C	PAL16R6A-4C	PALC16R6L-35C
5C6406-45C	7C161-45C	SUFFIX:N	SUFFIX:P	67411	7C403-25C	PAL16R6A-4M	PALC16R6-40M
5C6406-45M	7C161-45M	SUFFIX:SHRP	SUFFIX:B	67412	7C402-25C	PAL16R6AC	PALC16R6-25C
5C6407-20C	7C162-20C	5381-1	7C282-45M	67L402	7C402-23C 7C402-10C	PAL16R6AM	PALC16R6-30M
200.07-200	70102200	L 3301-1	, 0202-1311	LUILIUZ	70702-10C	ALIUNUAW	I ALCIORO-JUM

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ; + = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ; - = functionally equivalent



	CONDUCTOR						
MMI	CYPRESS	MMI	CYPRESS	MOTOROLA	CYPRESS	NATIONAL	CYPRESS
PAL16R6B-2C	PALC16R6-25C	PAL20R8M	PLDC20G10-40M	2018-45	7C128-45C	PREFIX:NMC	PREFIX:CY
PAL16R6B-2M	PALC16R6-30M						
		PALC22V10/A	PALC22V10-35C	2167H-35	7C167-35C	SUFFIX:J	SUFFIX:D
PAL16R6B-4C	PALC16R6L-35C	PLE10P8C	7C281-30C	2167H-45	7C167-45C	SUFFIX:N	SUFFIX:P
PAL16R6B-4M	PALC16R6-40M	PLE10P8C	7C282-30C	2167H-55	7C167-45C	100422-10C	100E422-7C
PAL16R6BM	PALC16R6-20M	PLE10P8M	7C281-45M	6147-55	7C147-45C*	100422-5C	100E422-5C
PAL16R6C	PALC16R6-35C	PLE10P8M	7C282-45M	6147-70	7C147-45C*	100422A-7C	100E422-7C
PAL16R6D-4C	PALC16R6L-25C	PLE10R8C	7C235-30C —	6164-45	7C186-45C	100422AC	100E422-7C
PAL16R6M	PALC16R6-40M	PLE10R8M	7C235-40M —	6164-55	7C186-55C	100474A-10C	100E474-7C
PAL16R8A-2C	PALC16R8-35C	PLE11P8C	7C291-35C	6164-70	7C186-55C	100474A-8C	100E474-7C
PAL16R8A-2M	PALC16R8-40M	PLE11P8M	7C291-35M	6168-35	7C168-35C+	10422-10C	10E422-7C
PAL16R8A-4C	PALC16R8L-35C	PLE11RA8C	7C245-35C —	6168-45	7C168-45C+	10422-5C	10E422-5C
PAL16R8A-4M	PALC16R8-40M	PLE11RA8M	7C245-35M —	6168-55	7C168-45C+	10422A-7C	10E422-7C
PAL16R8AC	PALC16R8-25C	PLE11RS8C	7C245-35C —	6168-70	7C168-45C+	10422AC	10E422-7C
PAL16R8AM	PALC16R8-30M	PLE11RS8M	7C245-35M —	61L47-55	7C147-45C*	10474A-10C	10E474-7C
PAL16R8B-2C	PALC16R8-25C	PLE9R8C	7C225-30C	61L47-70	7C147-45C*	10474A-10C	10E474-7C
				61L64-45		12L10C	
PAL16R8B-2M	PALC16R8-30M	PLE9R8M	7C225-35M		7C186-45C		PLDC20G10-35C
PAL16R8B-4C	PALC16R8L-35C		··· <u>·····</u>	61L64-55	7C186-55C	14L8C	PLDC20G10-35C
DAT ICEOR OF	BAT (1/Do 4014	MOGAZG	CURRECC	(17.(4.70	7010/ SEC	141.034	DI DOMOGRA 103.
PAL16R8B-4M	PALC16R8-40M	MOSAIC	CYPRESS	61L64-70	7C186-55C	14L8M	PLDC20G10-40M
PAL16R8BM	PALC16R8-20M	PREFIX:MS	PREFIX:CYM	6268-25	7C168-25C	16L6C	PLDC20G10-35C
PAL16R8C	PALC16R8-35C	8128SC-100	1420HD-85C	6268-35	7C168-35C	16L6M	PLDC20G10-40M
PAL16R8D-4C	PALC16R8L-25C	8128SC-100	1421HD-85C	6269-25	7C169-25C	18L4C	PLDC20G10-35C
PAL16R8M	PALC16R8-40M	8128SC-45	1420HD-45C	6269-35	7C169-35C	18L4M	PLDC20G10-40M
PAL18L4C	PLDC20G10-35C	8128SC-55	1420HD-55C	6270-25	7C170-25C	20L2M	PLDC20G10-40M
PAL18L4M	PLDC20G10-40M	8128SC-70	1420HD-70C	6270-35	7C170-35C	2147H	2147-55C
PAL20L10AC	PLDC20G10-35C	8128SC-70	1421HD-70C	6270-45	7C170-45C	2147H	2147-55M
PAL20L10AM	PLDC20G10-30M			6287-25	7C187-25C	2147H-1	2147-35C
PAL20L10C	PLDC20G10-35C	MOSTEK	CYPRESS	6287-35	7C187-35C	2147H-2	2147-45C
PAL20L10M	PLDC20G10-40M	PREFIX:ET	PREFIX:CY	6287-45	7C187-45C	2147H-3	2147-55C
PAL20L2C	PLDC20G10-35C	PREFIX:MK	PREFIX:CY	6288-25C	7C164-25C	2147H-3	2147-55M
	122020010100		110111101	0200 200	70101200	2	211/ 001/2
PAL20L2M	PLDC20G10-40M	PREFIX:TS	PREFIX:CY	6288-35C	7C164-35C	2147H-3L	7C147-45C
PAL20L8A-2C	PLDC20G10-35C	SUFFIX:N	SUFFIX:P	6288-35M	7C164-35M	2148H	2148-55C
PAL20L8A-2M	PLDC20G10-39C	SUFFIX:P	SUFFIX:D	6288-45M	7C164-45M	2148H-2	2148-45C
PAL20L8AC	PLDC20G10-25C	41H67-25	7C167-25C+	6290-25C	7C166-25C	2148H-3	2148-55C
PAL20L8AM				6290-35C			
	PLDC20G10-30M	41H67-35	7C167-35 +		7C166-35C	2148H-3L	21L48-55C
PAL20L8C	PLDC20G10-35C	41H68-25	7C168-25C+	6290-35M	7C166-35M	2148HL	21L48-55C
DATOOTOR	DI DOMOCIA 1014	417760 25	701/0 250 1	(200 450	701// 450	20014.10	70001 310
PAL20L8M	PLDC20G10-40M	41H68-35	7C168-35C+	6290-45C	7C166-45C	2901A-1C	7C901-31C
PAL20R4A-2C	PLDC20G10-35C	41H69-25	7C169-25	6290-45M	7C166-45M	2901A-1M	7C901-32M
PAL20R4A-2M	PLDC20G10-40M	41H69-35	7C169-35C	62L87-25	7C187-25C	2901A-2C	7C901-31C
PAL20R4AC	PLDC20G10-25C	41L67-25	7C167-25C —	62L87-35	7C187-35C+	2901A-2M	7C901-32M
PAL20R4AM	PLDC20G10-30M	41L67-35	7C167-35 —	7681	7C282-45C	2901AC	7C901-31C
PAL20R4C	PLDC20G10-35C	41L67-45	7C167-35 —	7681A	7C282-45C	2901AM	7C901-32M
1		1					
PAL20R4M	PLDC20G10-40M			93422	93422C	2909AC	2909AC
PAL20R6A-2C	PLDC20G10-35C	MOTOROLA	CYPRESS	93422	93 422M	2909AM	2909M
PAL20R6A-2M	PLDC20G10-40M	PREFIX:MCM	PREFIX:CY	93422A	93422AC	2911AC	2911AC
PAL20R6AC	PLDC20G10-25C	SUFFIX:P	SUFFIX:P	93422A	93422AM	2911AM	2911 M
PAL20R6AM	PLDC20G10-30M	SUFFIX:S	SUFFIX:D	93L422	93L422C	54S189	54S189M
PAL20R6C	PLDC20G10-35C	SUFFIX:Z	SUFFIX:L	93L422	93L422M	54S189A	7C189-25M
l		1					
PAL20R6M	PLDC20G10-40M	10422-10C	10E422-7C	93L422A	93L422AC	74S189	74S189C
PAL20R8A-2C	PLDC20G10-35C	1423-45	7C168-45C+	93L422A	93L422AM	74S189A	27S03AC
PAL20R8A-2M	PLDC20G10-40M	2016Н-45	6116-45C			75807	7C190-25M
PAL20R8AC	PLDC20G10-25C	2016H-55	6116-55C	NATIONAL	CYPRESS	75S07A	27S07AM
PAL20R8AM	PLDC20G10-30M	2016Н-70	6116-55C	PREFIX:DM	PREFIX:CY	77LS181	7C282-45M
PAL20R8C	PLDC20G10-35C	2018-35	7C128-35C	PREFIX:IDM	PREFIX:CY	77S181	7C282-45M
		<u> </u>	-				

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB};

+ = meets all performance specs but may not meet I_{CC} or I_{SB};

* = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

- = functionally equivalent



NATIONAL	CYPRESS	NATIONAL	CYPRESS	NATIONAL	CYPRESS	NEC	CYPRESS
77S181A	7C282-45M	PAL16L8A2M	PALC16L8-40M	PAL20L8M	PLDC20G10-40M	429-1	7C292-50C
77S191	7C292-50M	PAL16L8AC	PALC16L8-25C	PAL20R4AC	PLDC20G10-25C	429-2	7C292-50C
77S191A	7C292-50M	PAL16L8AM	PALC16L8-30M	PAL20R4AM	PLDC20G10-23C	429-3	
77S191B							7C292-35C
	7C292-50M	PAL16L8B2C	PALC16L8-25C	PAL20R4BC	PLDC20G10-25C	4311-45	7C167-45C
77S281	7C281-45M	PAL16L8B2M	PALC16L8-30M	PAL20R4BM	PLDC20G10-30M	4311-55	7C167-45C
77S281A	7C281-45M	PAL16L8B4C	PALC16L8L-35C	PAL20R4C	PLDC20G10-35C	4361-40	7C187-35C
77S291	7C291-50M	PAL16L8B4M	PALC16L8-40M	PAL20R4M	PLDC20G10-40M	4361-45	7C187-45C
77S291A	7C291-50M	PAL16L8BM	PALC16L8-20M	PAL20R6AC	PLDC20G10-25C	4361-55	7C187-45C
77S291B	7C291-50M	PAL16L8C	PALC16L8-35C	PAL20R6AM	PLDC20G10-30M	4361-70	7C187-45C
77S401	7C401-10M	PAL16L8M	PALC16L8-40M	PAL20R6BC	PLDC20G10-25C	4362-45	7C164-45C
77\$401A	7C401-10M	PAL16R4A2C	PALC16R4-35C	PAL20R6BM	PLDC20G10-30M	4362-55	7C164-45C
778400	70402 1034	DAT 1/DAAAW	DAT C1/D4 4014	DATAOR(G	DI D 000010 250	42/2 70	501/4 450
77S402	7C402-10M	PAL16R4A2M	PALC16R4-40M	PAL20R6C	PLDC20G10-35C	4362-70	7C164-45C
77S402A	7C402-10M	PAL16R4AC	PALC16R4-25C	PAL20R6M	PLDC20G10-40M	4363-45	7C166-45C
77SR181	7C235-40M	PAL16R4AM	PALC16R4-30M	PAL20R8AC	PLDC20G10-25C	4363-55	7C166-45C
77SR25	7C225-40M	PAL16R4B2C	PALC16R4-25C	PAL20R8AM	PLDC20G10-30M	4363-70	7C166-45C
77SR25B	7C225-40M	PAL16R4B2M	PALC16R4-30M	PAL20R8BC	PLDC20G10-25C		
77SR476	7C225-40M —	PAL16R4B4C	PALC16R4L-35C	PAL20R8BM	PLDC20G10-30M	RAYTHEON	CYPRESS
77SR476B	7C225-40M —	PAL16R4B4M	PALC16R4-40M	PAL20R8C	PLDC20G10-35C	PREFIX:R	PREFIX:CY
85S07	27S07C	PAL16R4BM	PALC16R4-20M	PAL20R8M	PLDC20G10-40M	SUFFIX:B	SUFFIX:B
85S07A	27S07AC	PAL16R4C	PALC16R4-35C		- 22 020 010 1011	SUFFIX:D	SUFFIX:D
85S07A	7C128-45C+	PAL16R4M	PALC16R4-40M	NEC	CYPRESS	SUFFIX:F	SUFFIX:F
87LS181	7C282-45C	PAL16R6A2C	PALC16R6-35C	PREFIX:uPD	PREFIX:CY	SUFFIX:L	SUFFIX:L
87S181	7C282-45C	PAL16R6A2M	PALC16R6-40M	SUFFIX:C	SUFFIX:P	SUFFIX:S	SUFFIX:S
075101	7C202-13C	TALIOKOAZM	1 ALCIORO-40M	SOITIA.C	JOITIA.I	SOFFIXS	SOFFIX.S
87\$191	7C292-50C	PAL16R6AC	PALC16R6-25C	SUFFIX:D	SUFFIX:D	29631AC	7C282-45C
87S191A	7C292-35C	PAL16R6AM	PALC16R6-30M	SUFFIX:K	SUFFIX:L	29631AM	7C282-45M
87S191B	7C292-35C	PAL16R6B2C	PALC16R6-25C	SUFFIX:L	SUFFIX:F	29631ASC	7C281-45C
87S281	7C281-45C	PAL16R6B2M	PALC16R6-30M	100422-10C	100E422-7C	29631ASM	7C281-45M
87S281A	7C281-45C	PAL16R6B4C	PALC16R6L-35C	100422-5C	100E422-5C	29631C	7C282-45C
878291	7C291-50C	PAL16R6B4M	PALC16R6-40M	100422-7C	100E422-7C	29631M	7C282-45M
87S291A	7C291-35C	PAL16R6BM	PALC16R6-20M	100474-10C	100E474-7C	29631SC	7C281-45C
87S291B	7C291-35C	PAL16R6C	PALC16R6-35C	100474-10C	100E474-3C	29631SM	
87\$401	7C401-10C			ſ			7C281-45M
		PAL16R6M	PALC16R6-40M	100474-4.5C	100E474-3C	29633AC	7C282-45C+
87\$401A	7C401-15C	PAL16R8A2C	PALC16R8-35C	100474-6C	100E474-5C	29633AM	7C282-45M +
87S402	7C402-10C	PAL16R8A2M	PALC16R8-40M	100474-8C	100E474-7C	29633ASC	7C281-45C+
87S402A	7C402-15C	PAL16R8AC	PALC16R8-25C	10422-10C	10E422-7C	29633ASM	7C281-45M+
87SR181	7C235-30C	PAL16R8AM	PALC16R8-30M	10422-5C	10E422-5C	29633C	7C282-45C+
87SR25	7C225-40C	PAL16R8B2C	PALC16R8-25C	10422-7C	10E422-7C	29633M	7C282-45M+
87SR25B	7C225-30C	PAL16R8B2M	PALC16R8-30M	10474-10C	10E474-7C	29633SC	7C281-45C+
87SR476	7C225-40C —	PAL16R8B4C	PALC16R8L-35C	10474-3C	10E474-3C	29633SM	7C281-45M +
87SR476B	7C225-30C —	PAL16R8B4M	PALC16R8-40M	10474-4.5C	10E474-3C	29681AC	7C292-50C
PAL10016P4-2.5	100E302-2.5C	PAL16R8BM	PALC16R8-20M	10474-6C	10E474-5C	29681AM	7C292-50M
PAL10016P4-4C	100E302-4C	DAT 16DOC	PALC16R8-35C	10474 90	10E474 7C	20601 400	70201 500
	1	PAL16R8C		10474-8C	10E474-7C	29681ASC	7C291-50C
PAL10016P4-6C	100E302-6C	PAL16R8M	PALC16R8-40M	2147-2	2147-55C	29681ASM	7C291-50M
PAL10016P8-3C	100E301-3C	PAL20L10B2C	PLDC20G10-25C	2147-3	2147-55C	29681C	7C292-50C
PAL10016P8-4C	100E301-4C	PAL20L10B2M	PLDC20G10-30M	2147A-25	7C147-25C	29681M	7C292-50M
PAL10016P8-6C	100E301-6C	PAL20L10C	PLDC20G10-35C	2147A-35	2147-35C	29681SC	7C291-50C
PAL1016P4-2.5C	10E302-2.5C	PAL20L10M	PLDC20G10-40M	2147A-45	2147-45C	29681SM	7C291-50M
PAL1016P4-4C	10E302-4C	PAL20L2C	PLDC20G10-35C	2149	2149-55C	29683AC	7C292-50C +
PAL1016P4-6C	10E302-6C	PAL20L8AC	PLDC20G10-25C	2149-1	2149-45C	29683AM	7C292-50M +
PAL1016P8-3C	10E301-3C	PAL20L8AM	PLDC20G10-30M	2149-2	2149-35C	29683ASC	7C291-50C +
	10E301-4C	PAL20L8BC	PLDC20G10-36N1	2167-2	7C167-45C	29683ASM	7C291-50M +
PAL1016P8-4C			* PP-0700 10-770	P101-7	10101-TJC	~ JUUJAJIVI	1 C271-201VI T
PAL1016P8-4C PAL1016P8-6C	· ·			2167-3	7C167-45C	29683C	7C292_50C ±
PAL1016P8-4C PAL1016P8-6C PAL16L8A2C	10E301-6C PALC16L8-35C	PAL20L8BM PAL20L8C	PLDC20G10-30M PLDC20G10-35C	2167-3 429	7C167-45C 7C292-50C	29683C 29683M	7C292-50C + 7C292-50M +

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB} ; + = meets all performance specs but may not meet I_{CC} or I_{SB} ; * = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB} ; - = functionally equivalent

	CONDUCTOR						
RAYTHEON	CYPRESS	l TI	CYPRESS	TI .	CYPRESS	TOSHIBA	CYPRESS
29683SC	7C291-50C +	PREFIX:TBP	PREFIX:CY	HCT9510E	7C510-75C+	PREFIX:P	SUFFIX:P
							PREFIX:CY
29683SM	7C291-50M +	PREFIX:TIB	PREFIX:CY	HCT9510E-10	7C510-75C+	PREFIX:TMM	· ·
29VP864DB	7C264-55M	SUFFIX:F	SUFFIX:F	HCT9510M	7C510-75M +	SUFFIX:D	SUFFIX:D
29VP864SB	7C263-55M	SUFFIX:J	SUFFIX:L	PAL16L8-20M	PALC16L8-20M	2015A-10	7C128-55C+
29VS864SB	7C261-55M	SUFFIX:N	SUFFIX:D	PAL16L8-25C	PALC16L8-25C	2015A-12	7C128-55C +
39VP864D	7C264-55C	10016P8-3C	100E301-3C	PAL16L8-30M	PALC16L8-30M	2015A-15	7C128-55C+
39VP864S	7C263-55C	10016P8-4C	100E301-4C	PAL16L8A-2C	PALC16L8-35C	2015A-90	7C128-55C +
39VS864S	7C261-55C	10016P8-6C	100E301-6C	PAL16L8A-2M	PALC16L8-40M	2018-25	7C128-25C
		10H16P8-3C	10E301-3C	PAL16L8AC	PALC16L8-25C	2018-35	7C128-35C
SIGNETICS	CYPRESS	10H16P8-4C	10E301-4C	PAL16L8AM	PALC16L8-30M	2018-45	7C128-45C
PREFIX:N	PREFIX:CY	10H16P8-6C	10E301-6C	PAL16R4-20M	PALC16R4-20M	2018-55	7C128-55C+
PREFIX:S	PREFIX:CY	22V10AC	PALC22V10-25C	PAL16R4-25C	PALC16R4-25C	2068-25	7C168-25C
SUFFIX:883B	SUFFIX:B	22V10AM	PALC22V10-30M	PAL16R4-30M	PALC16R4-30M	2068-35	7C168-35C
SUFFIX:F	SUFFIX:D	27C291-3	7C291L-35C+	PAL16R4A-2C	PALC16R4-25C	2068-45	7C168-45C
SUFFIX:G	SUFFIX:L	27C291-30	7C291L-35C +	PAL16R4A-2M	PALC16R4-40M	2068-55	7C168-45C
SUFFIX:N	SUFFIX:P	27C291-5	7C291L-50C +	PAL16R4AC	PALC16R4-25C	2069-35	7C169-35C
SUFFIX:R	SUFFIX:F	27C291-50	7C291L-50C+	PAL16R4AM	PALC16R4-30M	2078-35	7C170-35C
100,100 = =	1000100 -0	45.000.0	#C0000T 455 :	DATA (DOCUMENT)	DAT CLCD C CO.	2070 47	
100422BC	100E422-7C	27C292-3	7C292L-35C+	PAL16R6-20M	PALC16R6-20M	2078-45	7C170-45C
100422CC	100E422-7C	27C292-35	7C292L-35C+	PAL16R6-25C	PALC16R6-25C	2078-55	7C170-45C
100474AC	100E474-7C	27C292-5	7C292L-50C+	PAL16R6-30M	PALC16R6-30M	2088-35	7C186-35C
10422BC	10E422-7C	27C292-50	7C292L-50C+	PAL16R6A-2C	PALC16R6-25C	2088-45	7C186-45C
10422CC	10E422-7C	28L166W	7C292-50C	PAL16R6A-2M	PALC16R6-40M	2088-55	7C186-55C
10474AC	10E474-7C	28L86AMW	7C282-45M	PAL16R6AC	PALC16R6-25C	315	2147-55C
N74S189	74S189C	28L86AW	7C282-45C	PAL16R6AM	PALC16R6-30M	315-1	2147-55C
N82HS641	7C264-55C	28S166W	7C292-50C	PAL16R8-20M	PALC16R8-20M	55416-35	7C164-35C
N82HS641A	7C264-45C	28S86AMW	7C282-45M	PAL16R8-25C	PALC16R8-25C	55416-45	7C164-45C
N82HS641B	7C264-35C	28S86AW	7C282-45C	PAL16R8-30M	PALC16R8-30M	55417-25	7C166-25C
N82LS181	7C282-45C	38L165-35C	7C291-35C	PAL16R8A-2C	PALC16R8-25C	55417-35	7C166-35C
N82S181	7C282-45C	38L165-45C	7C291-35C	PAL16R8A-2M	PALC16R8-40M	55417-45	7C166-45C
N82S181A	7C282-45C	38L166-35	7C292-35C	PAL16R8AC	PALC16R8-25C	5561-45	7C187-45C+
N82S181B	7C282-45C	38L166-45	7C292-35C	PAL16R8AM	PALC16R8-30M	5561-55	7C187-45C+
N82S191A-3	7C291-50C	38L85-45C	7C281-45C	PAL20L10A-2C	PLDC20G10-25C	5561-70	7C187-45C+
N82S191A6	7C292-50C	38R165-18C	7C245-25C	PAL20L10A-2M	PLDC20G10-30M	5562-35	7C187-35C
N82S191B—3	7C291-35C	38R165-25C	7C245-35C	PAL20L10AC	PLDC20G10-35C	5562-45	7C187-45C
N82S191B—6	7C292-35C	38R85-15C	7C235-30C	PAL20L10AM	PLDC20G10-30M	5562-55	7C187-45C
110231710-0	10272-330	J0R05-13C	1-0233-300	I ALZOLIUAIVI	1 2DC20G10-JUN1	3302-33	/C10/-7JC
N82S191—3	7C291-50C	38S165-25C	7C291A-25C	PAL20L8A-2C	PLDC20G10-25C		
N82S191—6	7C292-50C	38S165-35C	7C291-35C	PAL20L8A-2M	PLDC20G10-23C	TRW	CYPRESS
S54S189	54S189M	38S85-30C	7C281-30C	PAL20L8AC	PLDC20G10-30M PLDC20G10-25C	MPY016HA	7C516-75M
S82HS641	7C264-55M	54HC189	7C189-25M	PAL20L8AC PAL20L8AM	PLDC20G10-23C PLDC20G10-30M	MPY016HC	7C516-75M
S82HS041 S82LS181		54HC189 54HCT189	7C189-25M 7C189-25M	PAL20L8AM PAL20R4A-2C	PLDC20G10-30M PLDC20G10-25C	MPY016HC MPY016KA	7C516-75M
1	7C282-45M						
S82S181	7C282-45M	54LS189A	27LS03M	PAL20R4A-2M	PLDC20G10-30M	MPY016KC	7C516-75C
S82S181A	7C282-45M	54LS219A	7C190-25M +	PAL20R4AC	PLDC20G10-25C	TDC1010A	7C510-75M
S82S191A3	7C291-50M	54S189A	54S189M	PAL20R4AM	PLDC20G10-30M	TDC1010C	7C510-75C
S82S191A6	7C292-50M	7489	7C189-25C	PAL20R6A-2C	PLDC20G10-25C	TMC2010A	7C510-75M +
S82S191B—3	7C291-50M	74ACT29116	7C9116AC	PAL20R6A-2M	PLDC20G10-30M	TMC2010C	7C510-75C+
S82S191B—6	7C292-50M	74ACT29116-1	7C9116AC	PAL20R6AC	PLDC20G10-25C	TMC2110A	7C510-75M
S82S191—3	7C291-50M	74HC189	7C189-25C	PAL20R6AM	PLDC20G10-30M	TMC2110C	7C510-75C
		İ					
S82S191—6	7C292-50M	74HC219	7C190-25C	PAL20R8A-2C	PLDC20G10-25C	TMC216HA	7C516-75M
		74HCT189	7C189-25C	PAL20R8A-2M	PLDC20G10-30M	TMC216HC	7C516-75C+
TI	CYPRESS	74LS189A	27LS03C	PAL20R8AC	PLDC20G10-25C		
PREFIX:JBP	PREFIX:CY	74LS219A	27S07C+	PAL20R8AM	PLDC20G10-30M	VTI	CYPRESS
PREFIX:PAL	SUFFIX:P	74S189A	74S189C			20C18-25	7C128-25C+
PREFIX:SN	PREFIX:CY	74S189B	7C189-25C	1		20C18-35	7C128-35C+
		L					

Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB};

+ = meets all performance specs but may not meet I_{CC} or I_{SB};

• = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

- = functionally equivalent



vri	CYPRESS	WSI	CYPRESS	WEITEK	CYPRESS		
20C19-25	7C128-25C	57C191-55	7C292-50C	2517C	7C517-75C		
20C19-35	7C128-35C	1					
		57C191-55M	7C292-50M	2517M	7C517-75M+		
20C68-25	7C168-25C+	57C191-70	7C292-50C	l			
20C68-35	7C168-35C+	57C191-70M	7C292-50M	ŀ			
20C69-25	7C169-25C	57C291-40	7C291-35C				
20C69-35	7C169-35C	57C291-55	7C291-50C				
20C69-45	7C169-45C	57C291-55M	7C291-50M		· ·		
20C78-25	7C170-25C +	57C291-70	7C291-50C	1			
20C78-35	7C170-35C+	57C291-70M	7C291-50M	l			
20C78-45	7C170-45C+	57C49-55	7C264-55C+	ł			
20C79-25	7C170-25C	57C49-55M	7C264-55M				
20017-23	7C170-23C	37049-3314	7C204-33MI				
20C79-35	7C170-35C	57C49-70	7C264-55C +	İ			
20C79-45				ľ			
	7C170-45C	57C49-70M	7C264-55M				
20C98-35	7C185-35C+	57C49-90	7C264-55C +	l			
20C98-45	7C185-45C+	57C49-90M	7C264-55M				
20C99-35	7C185-35C	59016C	7C9101-40C	ŧ	•		
20C99-45	7C185-45C	59016C	7C9101-45M				
į				ŀ			
2130-10C	7C130-55C	5901C	2901CC+				
2130-12C	7C130-55C	5901M	2901CM +	Í			
2130-15C	7C130-55C	5910AC	7C910-40C				
7132-55	7C132-55C	5910AM	7C910-46M				
7132-70	7C132-55C	59516	7C516-45C	l			
7132A-35	7C132-35C	59517	7C517-45C	Ĭ			
/132A-33	7C132-33C	33311	7C317 -4 3C	i			
7132A-45	7C132-45C			i			
7142-55		THE PERSONAL PROPERTY.	CVDDECC	1			
1	7C142-55C	WEITEK	CYPRESS				
7142-70	7C142-55C	1010AC	7C510-75C				
7142A-35	7C142-35C	1010AM	7C510-75M				4
7142A-45	7C142-45C	1010BC	7C510-75C				
7C122-15	7C122-15C	1010BM	7C510-75M	İ			
1							
7C122-25	7C122-25C	1010C	7C510-75C	i			
7C122-35	7C122-35C	1010M	7C510-75M	J			4.4
VL2010-65	7C510-65C	1516AC	7C516-75C				
VL2010-70	7C510-65C	1516AM	7C516-75M				
VL2010-90	7C510-75C	1516BC	7C516-55C				
VT64KS4-35	7C164-35C	1516BM	7C516-75M]			
104154-33	7C10+35C	15100141	7C510-75WI				
VT64KS4-45	7C164-45C	1516C	7C516-75C				
VT64KS4-55	7C164-45C	1516M	7C516-75M				
		•		ŀ			
VT65KS4-35	7C166-35C	2010AC	7C510-55C				
VT65KS4-45	7C166-45C	2010AM	7C510-75M				
VT65KS4-55	7C166-45C	2010BC	7C510-45C	l			
		2010BM	7C510-55M	1			
				1			
WSI	CYPRESS	2010C	7C510-75C	l			
PREFIX:WS	PREFIX:CY	2010DC	7C510-55C				
SUFFIX:C	PREFIX:CY	2010DM	7C510-75M	ľ			
SUFFIX:D	PREFIX:CY	2010M	7C510-75M +				
SUFFIX:M	SUFFIX:P	2516AC	7C516-55C				
SUFFIX:P	PREFIX:CY	2516AM	7C516-75M	1	1		
				ſ			
29C01C	7C901-31C	2516C	7C516-75C	I			
57C128F-70	7C251-55C	2516DC	7C516-45C	l			
57C128F-70M	7C251-55M +	2516DM	7C516-55M	j .			
57C128F-90				I			
	7C251-55C	2516M	7C516-75M +	I			
57C128F-90M	7C251-55M +	2517AC	7C517-55C	1		*	
57C191-40	7C292-35C	2517AM	7C517-75M	, ·			
				<u> </u>			


Note: Unless otherwise noted, product meets all performance specs and is within 10 mA on I_{CC} and 5 mA on I_{SB};

+ = meets all performance specs but may not meet I_{CC} or I_{SB};

• = meets all performance specs except 2V data retention—may not meet I_{CC} or I_{SB};

- = functionally equivalent

Noncommunity of		



PACKAGES



Section Contents

Static RAMs (Random Access Memory)

Device Number	Description	Page Number
CY2147	4096 x 1 Static RAM	
CY2148	1024 x 4 Static RAM	
CY21L48	1024 x 4 Static RAM, Low Power	
CY2149	1024 x 4 Static RAM	
CY21L49	1024 x 4 Static RAM, Low Power	
CY6116	2048 x 8 Static RAM	
CY6117	2048 x 8 Static RAM	
CY6116A	2048 x 8 Static RAM	
CY6117A	2048 x 8 Static RAM	
CY7C122	256 x 4 Static RAM Separate I/O	
CY7C123	256 x 4 Static RAM Separate I/O	
CY7C128	2048 x 8 Static RAM	
CY7C128A	2048 x 8 Static RAM	
CY7C130	1024 x 8 Dual Port Static RAM	
CY7C131	1024 x 8 Dual Port Static RAM	
CY7C140	1024 x 8 Dual Port Static RAM	
CY7C141	1024 x 8 Dual Port Static RAM	
CY7C132	2048 x 8 Dual Port Static RAM	
CY7C136	2048 x 8 Dual Port Static RAM	
CY7C142	2048 x 8 Dual Port Static RAM	
CY7C146	2048 x 8 Dual Port Static RAM	
CY7C147	4096 x 1 Static RAM	
CY7C148	1024 x 4 Static RAM	
CY7C149	1024 x 4 Static RAM	
CY7C150	1024 x 4 Static RAM Separate I/O	
CY7C157	16,384 x 16 Static Cache RAM	
CY7C161-10	16,384 x 4 Static RAM Separate I/O	
CY7C162-10	16,384 x 4 Static RAM Separate I/O	
CY7C161-20	16,384 x 4 Static RAM Separate I/O	
CY7C162-20	16,384 x 4 Static RAM Separate I/O	
CY7C164-10	16,384 x 4 Static RAM	
CY7C166-10	16,384 x 4 Static RAM	
CY7C164-20	16,384 x 4 Static RAM	
CY7C166-20	16,384 x 4 Static RAM with Output Enable	2-123
CY7C167	16,384 x 1 Static RAM	
CY7C167A	16,384 x 1 Static RAM	
CY7C168	4096 x 4 Static RAM	
CY7C169	4096 x 4 Static RAM	
CY7C168A	4096 x 4 Static RAM	
CY7C169A	4096 x 4 Static RAM	
CY7C170	4096 x 4 Static RAM with Output Enable	
CY7C170A	4096 x 4 Static RAM with Output Enable	
CY7C171	4096 x 4 Static RAM Separate I/O	
CY7C172	4096 x 4 Static RAM Separate I/O	
CY7C171A	4096 x 4 Static RAM Separate I/O	
CY7C172A	4096 x 4 Static RAM Separate I/O	
CY7C183	2 x 4096 x 16 Cache RAM	
CY7C184	2 x 4096 x 16 Cache RAM	
CY7C185-12	8192 x 8 Static RAM	
CY7C186-12	8192 x 8 Static RAM	
CY7C185-20	8192 x 8 Static RAM	
CY7C186-20	8192 x 8 Static RAM	
CY7C187	65,536 x 1 Static RAM	
CY7C189		2-215
CY7C190		2-215
CY7C191	65,536 x 4 Static RAM Separate I/O	
CY7C192	65,536 x 4 Static RAM Separate I/O	
CY7C194	65,536 x 4 Static RAM	
CY7C196	65,536 x 4 Static RAM with Output Enable	



Section Contents (Continued)

Static RAMs (Random Access Memory) (Continued)

Device Number	Description	Page Number
CY7C197	262,144 x 1 Static RAM	2-234
CY7C198	32,768 x 8 Static RAM	
CY7C199	32,768 x 8 Static RAM	
CY74S189	16 x 4 Static RAM	
CY27LS03	16 x 4 Static RAM	
CY27S03	16 x 4 Static RAM	
CY27S07	16 x 4 Static RAM	
CY93422A	256 x 4 Static RAM Separate I/O	
CY93L422A	256 x 4 Static RAM Separate I/O	
CY93422	256 x 4 Static RAM Separate I/O	
CY93L422	256 x 4 Static RAM Separate I/O	
CYM1420	128K x 8 Static RAM Module	
CYM1421	128K x 8 Static RAM Module	
CYM1422	128K x 8 Static RAM Module	
CYM1460	512K x 8 Static RAM Module	
CYM1461	512K x 8 Static RAM Module	
CYM1610	16K x 16 Static RAM Module	
CYM1611	16K x 16 Static RAM Module	
CYM1620	64K x 16 Static RAM Module	
CYM1621	64K x 16 Static RAM Module	
CYM1622	64K x 16 Static RAM Module	
CYM1623	64K x 16 Static RAM Module	
CYM1626	64K x 16 Static RAM Module	
CYM1641	256K x 16 Static RAM Module	
CYM1804	1K x 32 Static RAM Module Separate I/O	
CYM1821	16K x 32 Static RAM Module	
CYM1822	16K x 32 Static RAM Module Separate I/O	
CYM1830	64K x 32 Static RAM Module	
CYM1831	64K x 32 Static RAM Module	
CYM1832	64K x 32 Static RAM Module	



4096 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
 35 ns
- Low active power
 690 mW (commercial)
 770 mW (military)
- Low standby power
 140 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge


Functional Description

The CY2147 is a high performance CMOS static RAM organized as 4096 x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumption by 80% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins $(A_0$ through $A_{11})$.

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.



Selection Guide (For higher performance and lower power refer to CY7C147 data sheet.)

		2147-35	2147-45	2147-55
Maximum Access Time (ns)		35	45	55
Maximum Operating	Commercial	125	125	125
Current (mA)	Military		140	140
Maximum Standby	Commercial	25	25	25
Current (mA)	Military		25	25



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Ambient Temperature with

Supply Voltage to Ground Potential

(Pin 18 to Pin 9)......-0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State.....-0.5V to +7.0V

DC Input Voltage $\dots -3.0V$ to +7.0V

Output Current into Outputs (Low)20 mA

(Per MIL-STD-883 Method 3015) Latchup Current>200 mA

Static Discharge Voltage>2001V

Operating Range

Range	Ambient Temperature	V _{CC}	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[5]	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Cor	nditions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	2.4		V	
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	12.0 mA		0.4	v
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	v
V _{IL}	Input LOW Voltage		-3.0	0.8	v	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-10	+10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled	-50	+ 50	μА	
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-350	mA
Icc	V _{CC} Operating Supply	$V_{CC} = Max.$	Commercial		125	mA
100	Current	I _{OUT} = 0 mA Military			140] "
I _{SB}	Automatic CE[2]	Max. V _{CC} ,	Commercial		25	mA
1SB	Power Down Current	$\overline{CE} \ge V_{IH}$	Military		25	1

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	6	pr.

Notes:

- 1. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V_{CC} on the CE input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. See the last page of this specification for Group A subgroup testing information.
- 5. TA is the "instant on" case temperature.

0013-3

AC Test Loads and Waveforms





Figure 1a

Figure 1b

INPUT PULSES 3.0 V 0013-4

Figure 2

Equivalent to:





Switching Characteristics Over Operating Range [4, 6]


Parameters	Description	2147-35		2147-45		2147-55		Units
1 at affecters	Description	Min.	Max.	Min.	Max.	Min.	Max.	l
READ CYCL	E			•				-
t _{RC}	Read Cycle Time	35		45		55		ns
t _{AA}	Address to Data Valid		35		45		55	ns
tOHA	Data Hold from Address Change	5		5		5		ns
tACE	CE LOW to Data Valid		35		45		55	ns
tLZCE	CE LOW to Low Z ^[8]	5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		30		30		30	ns
tPU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		20		20	ns
WRITE CYCI	LE[9]					•	•	
twc	Write Cycle Time	35		45		55		ns
tsce	CE LOW to Write End	35		45		45		ns
t _{AW}	Address Set-up to Write End	35		45		45		ns
t _{HA}	Address Hold from Write End	0		0		10		ns
t _{SA}	Address Set-up to Write Start	0	-	0		0		ns
tPWE	WE Pulse Width	20		25		25		ns
t _{SD}	Data Set-up to Write End	20		25		25		ns
t _{HD}	Data Hold from Write End	10		10		10		ns
t _{LZWE}	WE HIGH to Low Z ^[8]	0		0		0		ns
tHZWE	WE LOW to High Z ^[7, 8]	0	20	0	25	0	25	ns

- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified IoL/IoH and 30 pF load capacitance.
- 7. t_{HZCE} and t_{HZWE} are tested with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE} = V_{IL}$.


 12. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms

Read Cycle No. 1 (Notes 10, 11)



Read Cycle No. 2 (Notes 10, 12)




0013-7

0013-9




Switching Waveforms (Continued)

Write Cycle No. 1 (WE Controlled) (Note 9)



Write Cycle No. 2 (CE Controlled) (Note 9)



Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY2147-35 PC	P3	Commercial
	CY2147-35 DC	D4	
45	CY2147-45 PC	P3	Commercial
	CY2147-45 DC	D4	
	CY2147-45 DMB	D4	Military
55	CY2147-55 PC	P3	Commercial
	CY2147-55 DC	D4	
	CY2147-55 DMB	D4	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3
I _{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	,
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpwE	7,8,9,10,11
t_{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00023-B



1024 x 4 Static R/W RAM

Features

- Automated power-down when deselected (2148)
- CMOS for optimum speed/ power
- Low power
 660 mW (commercial)
 770 mW (military)
- 5 volt power supply $\pm 10\%$ tolerance both commercial and military
- TTL compatible inputs and outputs

Functional Description


The CY2148 and CY2149 are high performance CMOS static RAMs organized as 1024 x 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input, and threestate outputs. The CY2148 and CY2149 are identical except that the CY2148 includes an automatic (CS) power-down feature. The CY2148 remains in a low power mode as long as the device remains unselected, i.e. (CS) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY2149 does not affect the power dissipation of the device.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip

select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW, data on the four data input/output pins (I/O_0) through I/O_3) is written into the memory location addressed by the address present on the address pins (A_0) through A_9 .

Reading the device is accomplished by selecting the device, (\overline{CS}) active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins (A_0 through A_9) is present on the four data input/output pins (I/O₀ through I/O₃).

The input/output pins (I/O₀ through I/O₃) remain in a high impedance state unless the chip is selected, and write enable (\overline{WE}) is high.



Selection Guide (For Higher Performance and Lower Power Refer to CY7C148/9 Data Sheet)

		2148/9-35	21L48/9-35	2148/9-45	21L48/9-45	2148/9-55	21L48/9-55
Maximum Access Time (ns)		35	35	45	45	55	55
Maximum Operating	Commercial	140	120	140	120	140	120
Current (mA)	Military			140		140	



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage to Ground Potential (Pin 18 to Pin 9).....-0.5V to +7.0V

DC Voltage Applied to Outputs

not tested.)
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)20 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[11]	-55°C to +125°C	5V ± 10%


Electrical Characteristics Over Operating Range^[12]

Parameters Description	Description	Test Conditions		21L48/9		2148/9		Units
r ai ailleteis	Parameters Description 1 e		Onditions	Min.	Max.	Min.	Max.	Cints
I _{OH}	Output HIGH Current	$V_{OH} = 2.4V$	$V_{CC} = 4.5V$	-4	:	-4		mA
I _{OL}	Output LOW Current	$V_{OL} = 0.4V$	$T_A = 70^{\circ}C$	8		8		mA
-OL	Output Low Current	10L 0.41	$T_A = 125^{\circ}C$			8		1112.1
v_{IH}	Input HIGH Voltage			2.0	6.0	2.0	6.0	V
v_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	V
I _{IX}	Input Load Current	$V_{SS} \leq V_{I} \leq V_{CC}$	$V_{SS} \le V_I \le V_{CC}$		10	-10	10	μΑ
I_{OZ}	Output Leakage Current	$\begin{array}{l} GND \leq V_O \leq V_{CC} \\ Output \ Disabled \end{array}$	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$	-50	50	-50	50	μΑ
$C_{\mathbf{I}}$	Input Capacitance[13]	Test Frequency = 1.0 MHz			5		5	
C _{I/O}	Input/Output Capacitance ^[13]	$T_A = 25^{\circ}C$, All Pins at (7		7	pF
I _{CC}	V _{CC} Operating	Max. V_{CC} , $\overline{CS} \leq V_{IL}$	$T_A = 0$ °C to $+70$ °C		120		140	mA
100	Supply Current	Output Open	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				140	III
I_{SB}		Max. V _{CC} , 2148	$T_A = 0$ °C to $+70$ °C		20		30	mA
-2B	Power Down Current	$\overline{\text{CS}} \geq V_{\text{IH}}$ only	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				30	mz
I _{PO}	Peak Power-On	Max. V _{CC} , 2148	$T_A = 0$ °C to $+70$ °C		30		50	mA
- PO	Current	$\overline{CS} \ge V_{IH}^{[3]}$ only	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				50	
Ios	Output Short	$GND \leq V_O \leq V_{CC}^{[10]}$	$T_A = 0$ °C to $+70$ °C		±275		±275	mA
102	Circuit Current		$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$				±350	

Notes:

- 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance. Output timing reference is 1.5V.
- 2. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- A pull up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power up. Otherwise current will exceed values given (CY2148 only).
- 4. Chip deselected greater than 55 ns prior to selection.
- 5. Chip deselected less than 55 ns prior to selection.

AC Test Loads and Waveforms



Equivalent to:

THÉVINEN EQUIVALENT $\begin{array}{ccc} & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & &$

- 6. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. Transition is measured \pm 500 mV from steady state voltage with specified loading in Figure 1b.
- 7. WE is HIGH for read cycle.
- 8. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 9. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 11. TA is the "instant on" case temperature.
- 12. See the last page of this specification for Group A subgroup testing information.
- 13. Tested initially and after any design or process changes that may affect these parameters.




Figure 2




Switching Characteristics $^{[12]}$

Parameters	eters Description		2148	/9-35	2148/9-45		2148/9-55		Units
1 ai ailieteis			Min.	Max.	Min.	Max.	Min.	Max.	Cints
READ CYCI	Æ								
^t RC	Address Valid to Address Do Not Care Time (Read Cycle Time)		35		45		55		ns
t _{AA}	Address Valid to Data Out Valid Delay (Address Access Time)			35		45		55	ns
t _{ACS1} [4]	Chip Select LOW to Data Out Valid (CY2148 only)			35 45		45 55		55 65	ns
tACS	Chip Select LOW to Data Out Valid (CY2149 only)			15		20		25	ns
t _{LZ} [6]	Chip Select LOW to Data Out On	2148 2149	10 5		10		10		ns
t _{HZ} [6]	Chip Select HIGH to Data Out Off		0	20	0	20	0	20	ns
^t OH	Address Unknown to Data Out Unknown Time		0		5		5		ns
tPD	Chip Select HIGH to Power-Down Delay	2148		30		30		30	ns
tpU	Chip Select LOW to Power-Up Delay	2148	0		0		0		ns
WRITE CYC	LE					:			
twc	Address Valid to Address Do Not Care (Write Cycle Time)		35		45		55		ns
tWP ^[2]	Write Enable LOW to Write Enable HIGH		30		35		40		ns
twr	Address Hold from Write End		5		5		5		ns
twZ ^[6]	Write Enable LOW to Output in High Z		0	10	0	15	0	20	ns
tDW	Data in Valid to Write Enable HIGH		20		20		20		ns
^t DH	Data Hold Time		0		0		0		ns
t _{AS}	Address Valid to Write Enable LOW		0		0		0		ns
t _{CW} [2]	Chip Select LOW to Write Enable HIGH		30		40		50		ns
tow ^[6]	Write Enable High to Output in Low Z		0		0		0	-	ns
t _{AW}	Address Valid to End of Write		30		35		50		ns

Switching Waveforms


Read Cycle No. 1 (Notes 7, 8)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 7, 9)



Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CS Controlled)



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a HIGH impedance state.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY2148-35 PC CY2149-35 PC	P3	Commercial
	CY2148-35 DC CY2149-35 DC	D4	
	CY21L48-35 PC CY21L49-35 PC	P3	Commercial
	CY21L48-35 DC CY21L49-35 DC	D4	
45	CY2148-45 PC CY2149-45 PC	Р3	Commercial
	CY2148-45 DC CY2149-45 DC	D4	
	CY2148-45 DMB CY2149-45 DMB	D4	Military
	CY21L48-45 PC CY21L49-45 PC	Р3	Commercial
	CY21L48-45 DC CY21L49-45 DC	D4	
55	CY2148-55 PC CY2149-55 PC	Р3	Commercial
	CY2148-55 DC CY2149-55 DC	D4	·
	CY2148-55 DMB CY2149-55 DMB	D4	Military
	CY21L48-55 PC CY21L49-55 PC	Р3	Commercial
	CY21L48-55 DC CY21L49-55 DC	D4	



MILITARY SPECIFICATIONS **Group A Subgroup Testing**

DC Characteristics

Parameters	Subgroups
I _{OH}	1,2,3
I _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3
I _{SB} [1]	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
t _{ACS1} [1]	7,8,9,10,11
t _{ACS2} [1]	7,8,9,10,11
t _{ACS} [2]	7,8,9,10,11
tон	7,8,9,10,11
WRITE CYCLE	C
twc	7,8,9,10,11
twp	7,8,9,10,11
twR	7,8,9,10,11
t _{DW}	7,8,9,10,11
t _{DH}	7,8,9,10,11
t _{AS}	7,8,9,10,11
t _{AW}	7,8,9,10,11

Votes:

. CY2148 only. . CY2149 only.

Document #: 38-00024-B



2048 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed-35 ns
- Low active power
 660 mW
- Low standby power
 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY6116 and CY6117 are high performance CMOS static RAMs organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), and active LOW output enable (OE) and three-state drivers. The CY6116 and CY6117 have an automatic powerdown feature, reducing the power consumption by 83% when deselected.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip enable (CE) and write enable (WE) inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory loca-

tion addressed by the address present on the address pins (A_0 through A_{10}). Reading the devices is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

The CY6116 and CY6117 utilize a die coat to ensure alpha immunity.



0087-1

Selection Guide

		CY6116-35 CY6117-35	CY6116-45 CY6117-45	CY6116-55 CY6117-55
Maximum Access Time (ns)		35	45	55
Maximum Operating Current (mA)	Commercial	120	120	120
	Military	130	130	130
Maximum Standby	Commercial	20	20	20
Current (mA)	Military	20	20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +	150°C
Ambient Temperature with Power Applied55°C to +	125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +	- 7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +	- 7.0V
DC Input Voltage3.0V to +	7.0V
Output Current into Outputs (Low)2	0 mA

Static Discharge Voltage	> 2001V
(Per MIL-STD-883 Method 3015)	
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ±10%
Military[4]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range[3]

Parameters	Description	Test Conditions		CY6116 CY6117		Units
			Min.	Max.		
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} =	$= -4.0 \mathrm{mA}$	2.4		v
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} =	= 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	V
V _{IL}	Input LOW Voltage			-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$ Output Disabled		·	10	μА
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			- 300	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		120	
	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		130	mA
I _{SB}	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Commercial		20		
*3B		Military		20	mA	

Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	E
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. See the last page of this specification for Group A subgroup testing information.
- 4. T_A is the "instant on" case temperature.

AC Test Loads and Waveforms




Figure 1a






Figure 1b



Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4, 6]


Parameters	Description		116-35 117-35		l16-45 l17-45		116-55 117-55	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E							
tRC	Read Cycle Time	35		45		55		ns
t _{AA}	Address to Data Valid		35		45		55	ns
toha	Data Hold from Address Change	5		5		5		ns
tACE	CE LOW to Data Valid		35		45		55	ns
tDOE	OE LOW to Data Valid		15		20		25	ns
tLZOE	OE LOW to Low Z	0		0		0		ns
tHZOE	OE HIGH to High Z ^[7]		15		15		20	ns
tLZCE	CE LOW to Low Z[8]	- 5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		15		20		20	ns
tpU	CE LOW to Power Up	0		0		0		ns
t _{PD}	CE HIGH to Power Down		20		25		25	ns
WRITE CYC	LE[9]	• • • • • • • • • • • • • • • • • • • •						
twc	Write Cycle Time	35		45		55		ns
t _{SCE}	CE LOW to Write End	30		40		40		ns
t _{AW}	Address Set-up to Write End	30		40		40		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns
tpwE	WE Pulse Width	20		20		25		ns
t _{SD}	Data Set-up to Write End	15		- 20		25		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
tHZWE	WE LOW to High Z		15		15		20	ns
tLZWE	WE HIGH to Low Z	0		0		0		ns

Notes:

- 5. Data I/O Pins enter high-impedance state, as shown, when \overline{OE} is held LOW during write.
- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- t_{HZOE}, t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in Figure
 1b. Transition is measured ± 500 mV from steady state voltage.
- \$. At any given temperature and voltage condition, $t_{\mbox{HZCE}}$ is less than $t_{\mbox{LZCE}}$ for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with CE transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (WE Controlled) (Notes 5, 9)




Write Cycle No. 2 (CE Controlled) (Notes 5, 9)





Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics




























Pin Configurations







Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY6116-35PC	P11	Commercial
ļ	CY6116-35DC	D12	
	CY6116-35LC	L64	
	CY6116-35DMB	D12	Military
	CY6116-35LMB	L64	
45	CY6116-45PC	P11	Commercial
	CY6116-45DC	D12	
	CY6116-45LC	L64	
	CY6116-45DMB	D12	Military
	CY6116-45LMB	L64	
55	CY6116-55PC	P11	Commercial
	CY6116-55DC	D12	
	CY6116-55LC	L64	
	CY6116-55DMB	D12	Military
	CY6116-55LMB	L64	

Speed (ns)	Ordering Code	Package Type	Operating Range	
35	CY6117-35LMB	L55	Military	
45	CY6117-45LMB	L55	Military	
55	CY6117-55LMB	L55	Military	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
tSCE	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00055-C



2048 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed—20 ns
- Low active power 550 mW
- Low standby power 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY6116A and CY6117A are high performance CMOS static RAMs organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), and active LOW output enable (OE) and three-state drivers. The CY6116A and CY6117A have an automatic powerdown feature, reducing the power consumption by 83% when deselected.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip enable (CE) and write enable (WE) inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory loca-

tion addressed by the address present on the address pins (A_0 through A_{10}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

The CY6116A and CY6117A utilize a die coat to ensure alpha immunity.



Selection Guide

		CY6116A-20 CY6117A-20	CY6116A-25 CY6117A-25	CY6116A-35 CY6117A-35	CY6116A-45 CY6117A-45	CY6116A-55 CY6117A-55
Maximum Access Time (n	s)	20	25	35	45	55
Maximum Operating	Commercial	100	100	100	100	80
Current (mA)	Military		125	100	100	100
Maximum Standby	Commercial	40/20	20	20	20	20
Current (mA)	Military		40	20	20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

(1200 to winon the about me may be impaned: 1 of abor gain	_
Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C	
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	
DC Voltage Applied to Outputs	
in High Z State $-0.5V$ to $+7.0V$	
DC Input Voltage $\dots -3.0V$ to $+7.0V$	
Output Current into Outputs (Low)20 mA	

Static Discharge Voltage(Per MIL-STD-883 Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +70°C	5V ± 10%		
Military ^[4]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range[3]

Parameters	Description	Test Conditions		CY6116A-20 CY6117A-20		CY6116A-25, 35, 45 CY6117A-25, 35, 45				Units	
				Min.	Max.	Min.	Max.	Min.	Max.	1 1	
v _{oh}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		V	
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 m	ıA		0.4		0.4		0.4	v
v_{IH}	Input HIGH Voltage				2.2	V _{CC}	2.2	V _{CC}	2.2	V _{CC}	V
v_{IL}	Input LOW Voltage[4A]				-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	10	-10	10	-10	10	μΑ	
I _{OZ}	Output Leakage Current	$\begin{aligned} GND &\leq V_I \leq V_{CC} \\ Output \ Disabled \end{aligned}$		-10	+ 10	-10	+ 10	-10	+ 10	μΑ	
IOS	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300		-300	mA	
	V _{CC} Operating	V Mov	Con			100		100		80	
I_{CC}		$I_{OUT} = 0 \text{ mA}$	Mil.	25				125		100	mA
		-001	JI O IIII.					100		100	
		Max. V _{CC} ,	Com	ıl		40		20		20	
I _{SB1}	Automatic CE	$\overline{CE}_1 \geq V_{IH}$,		25				40			mA.
-301	Power Down Current Min. Duty Cycle = 100%						20		20		
Automatic CE		$\frac{\text{Max. V}_{CC}}{\text{CE}_1} \ge \text{V}_{CC} - 0.3\text{V},$ Co		ıl.		20		20		20	mA
I _{SB2}	Power Down Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$						20		20	l IIIA

^{*35} ns and 55 ns only

Capacitance^[2]

Parameters	Description	Test Conditions	Max,	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- See the last page of this specification for Group A subgroup testing information.
- 4. TA is the "instant on" case temperature.
- 4A. V_{IL} min. = -3.0V for pulse durations less than 30 ns.

AC Test Loads and Waveforms




Figure 1a




Figure 1b




Figure 2

Equivalent to: THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4, 6]


Parameters	Description	CY6116A-20 CY611 CY6117A-20 CY611					CY6116A-45 CY6117A-45		CY6116A-55 CY6117A-55		Units	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYC	CLE											
t _{RC}	Read Cycle Time	20		25		35		45		55		ns
t _{AA}	Address to Data Valid		20		25		35		45		55	ns
toha	Data Hold from Address Change	5		5		5		5		5		ns
t _{ACE}	CE LOW to Data Valid		20		25		35		45		55	ns
t _{DOE}	OE LOW to Data Valid		10		12		15		20		25	ns
t _{LZOE}	OE LOW to Low Z	3		3		3		3′		3		ns
t _{HZOE}	OE HIGH to High Z ^[7]		8		10		12		15		20	ns
tLZCE	CE LOW to Low Z ^[8]	5		5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		8		10		15		15		20	ns
t _{PU}	CE LOW to Power Up	0		0		0		0		0		ns
t_{PD}	CE HIGH to Power Down		20		20		20		25		25	ns
WRITE CY	CLE ^[9]											
twc	Write Cycle Time	20		20		25		40		50		ns
t _{SCE}	CE LOW to Write End	15		20		25		30		40		ns
t _{AW}	Address Set-up to Write End	15		20		25		30		40		ns
tHA	Address Hold from Write End	0		0		0		0		0		ns
tsa	Address Set-up to Write Start	0		0		0		0		0		ns
tpwE	WE Pulse Width	15		15		20		20		25		ns
t _{SD}	Data Set-up to Write End	10		10		15		15		25		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
tHZWE	WE LOW to High Z		7		7		10		15		20	ns
tLZWE	WE HIGH to Low Z	5		5		5		5		5		ns

Notes:

- 5. Data I/O Pins enter high-impedance state, as shown, when \overline{OE} is held LOW during write.
- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- t_{HZOE}, t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in Figure
 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (\overline{WE} Controlled) (Notes 5, 9)




Write Cycle No. 2 (CE Controlled) (Notes 5, 9)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Pin Configurations



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range	
20	CY6116A-20PC	P11	Commercial	
	CY6116A-20DC	D12		
25	CY6116A-25PC	P11	Commercial	
	CY6116A-25DC	D12		
	CY6116A-25LC	L64		
	CY6116A-25DMB	D12	Military	
	CY6116A-25LMB	L64	1	
35	CY6116A-35PC	P11	Commercial	
	CY6116A-35DC	D12		
	CY6116A-35LC	L64	}	
	CY6116A-35DMB	D12	Military	
	CY6116A-35LMB	L64]	
45	CY6116A-45PC	P11	Commercial	
	CY6116A-45DC	D12] .	
	CY6116A-45LC	L64	1	
	CY6116A-45DMB	D12	Military	
	CY6116A-45LMB	L64		
55	CY6116A-55PC	P11	Commercial	
	CY6116A-55DC	D12	1	
	CY6116A-55LC	L64	1	
	CY6116A-55DMB	D12	Military	
	CY6116A-55LMB	L64		

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY6117A-25LMB	L55	Military
35	CY6117A-35LMB	L55	Military
45	CY6117A-45LMB	L55	Military
55	CY6117A-55LMB	L55	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups				
V _{OH}	1,2,3				
v_{OL}	1,2,3				
v_{IH}	1,2,3				
V _{IL} Max.	1,2,3				
I_{IX}	1,2,3				
I _{OZ}	1,2,3				
I _{CC}	1,2,3				
I _{SB}	1,2,3				

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
^t OHA	7,8,9,10,11
tACE	7,8,9,10,11
†DOE	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
tSCE	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00105



256 x 4 Static R/W RAM

Features

- 256 x 4 static RAM for control store in high speed computers
- CMOS for optimum speed/power
- High speed
 - 15 ns (commercial)
 - 25 ns (military)
- Low power
 - 330 mW (commercial)
 - 495 mW (military)
- · Separate inputs and outputs
- 5 volt power supply ±10% tolerance both commercial and military
- Capable of withstanding greater than 2000V static discharge
- TTL compatible inputs and outputs

Functional Description


The CY7C122 is a high performance CMOS static RAM organized as 256 words x 4 bits. Easy memory expansion is provided by an active LOW chip select one $(\overline{\text{CS}}_1)$ input, an active HIGH chip select two (CS_2) input, and three-state outputs.

An active LOW write enable input (\overline{WE}) controls the writing/reading operation of the memory. When the chip select one $(\overline{CS_1})$ and write enable (\overline{WE}) inputs are LOW and the chip select two (CS_2) input is HIGH, the information on the four data inputs D_0 to D_3 is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete. This preconditioning

operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one $(\overline{CS_1})$ input LOW, the chip select two input (CS_2) and write enable (\overline{WE}) inputs HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select one $(\overline{CS_1})$ is HIGH, chip select two (CS_2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.



Selection Guide

		7C122-15	7C122-25	7C122-35
Maximum Access Time (ns)	Commercial	15	25	35
	Military	NA	25	35
Maximum On anating Comment (m. A.)	Commercial	90	60	60
Maximum Operating Current (mA)	Military	NA	90	90



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage to Ground Potential
Pin 22 to Pin 8) -0.5V to +7.0V

DC Voltage Applied to Outputs

 Static Discharge Voltage
 > 2001V

 (per MIL-STD-883 Method 3015)
 Latchup Current
 > 200 mA

Operating Range

	<u> </u>			
Range	Ambient Temperature	v _{cc}		
Commercial	0°C to +70°C	5V ±10%		
Military ^[5]	-55°C to +125°C	5V ± 10%		

Logic Table

		Inputs		0-44-	M-1-	
ŌĒ	₹S₁	CS ₂	WE	D ₀ -D ₃	Outputs	Mode
X	Н	X	X	X	High Z	Not Selected
X	X	L	X	X	High Z	Not Selected
L	L	H	H	X	O ₀ -O ₃	Read Stored Data
X	L	H	L	L	High Z	Write "0"
X	L	H	L	H	High Z	Write "1"
H	L	H	H	X	High Z	Output Disabled

Notes: H = HIGH Voltage High Z = High Impedance

L = LOW Voltage

X = Don't Care

Electrical Characteristics Over the Operating Range^[4]

Parameters	Description	Test Conditions		7C1	22-15	7C122-25 7C122-35		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OI}$	$_{\rm H} = -5.2 \rm mA$	2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OI}$	$_{\rm c} = 8.0 \rm mA$		0.4		0.4	v
V_{IH}	Input HIGH Voltage		2.1	V _{CC}	2.1	V _{CC}	V	
v_{IL}	Input LOW Voltage		-3.0	0.8	-3.0	0.8	v	
I_{IX}	Input Load Current	$GND \leq V_1 \leq V_0$		10		10	μA	
v_{CD}	Input Diode Clamp Voltage				Note 2		Note 2	v
I _{OZ}	Output Current (High-Z)	$V_{OL} \le V_{OUT} \le V_{OH}$ Output Disabled		-10	+10	-10	+ 10	μΑ
T	Output Short Circuit	$V_{CC} = Max.,$	Commercial		-70		-70	mA
I_{OS}	Current (Note 1)	$V_{OUT} = GND$	Military		-80		-80	mA
7	Power Supply	V _{CC} = Max., Commercial			90		60	mA
I_{CC}	Current	$I_{OUT} = 0 \text{ mA}$	Military		NA		90	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	4	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pı.

Notes:

- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- The CMOS process does not provide a clamp diode. However, the CY7C122 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- Tested initially and after any design or process changes that may affect these parameters.
- See the last page of this specification for Group A subgroup testing information.
- 5. T_A is the "instant on" case temperature.




Switching Characteristics Over the Operating Range [6, 7]

	D	Test	CY7C122-15		CY7C122-25		CY7C122-35		
Parameters	Description	Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	E								
t _{RC}	Read Cycle Time		15		25		35		ns
tACS	Chip Select Time			8		15		25	ns
tzrcs	Chip Select to High-Z	Note 8		12		20		30	ns
tAOS	Output Enable Time			8		15		25	ns
tzros	Output Enable to High-Z	Note 8		12		20		30	ns
t _{AA}	Address Access Time			15		25		35	ns
WRITE CYC	LE								
twc	Write Cycle Time		15		25		35		ns
tzws	Write Disable to High-Z	Note 8		12		20		30	ns
twr	Write Recovery Time			12		20		25	ns
tw	Write Pulse Width	Note 6	11		15		25		ns
twsp	Data Setup Time Prior to Write		0		5		5		ns
twhD	Data Hold Time After Write		2		5		5		ns
twsa	Address Setup Time	Note 6	0		5		10		ns
twha	Address Hold Time		4		5		5		ns
twscs	Chip Select Setup Time		0		5		5		ns
twics	Chip Select Hold Time		2		5		5		ns

Notes:

- 6. t_W measured at $t_{WSA} = min.$; t_{WSA} measured at $t_W = min.$
- 7. Test conditions assume signal transition times of 5 ns or less for the -15 product and 10 ns or less for the -25 and -35 product. Timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance as in Figure 1a.
- 8. Transition is measured at steady state HIGH level $-500\,\mathrm{mV}$ or steady state LOW level $+500\,\mathrm{mV}$ on the output from 1.5V level on the input with load shown in Figure 1b.

Bit Map




Address Designators

Address Name		
A ₀	AX0	4
A ₁	AX1	3
A ₂	AX2	2
A ₃	AX3	1
A4	AX4	21
A ₅	AY0	5
A ₆	AY1	6
A ₇	AY2	7



AC Test Loads and Waveforms







Figure 1a

Figure 1b

Equivalent to:


0003-6

Read Mode



0003-7

Write Mode



0003-8


(All above measurements referenced to 1.5V unless otherwise stated.)


Note:


Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.





Typical DC and AC Characteristics






















Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7C122-15PC	P7	Commercial
	CY7C122-15DC	D8	Commercial
25	CY7C122-25PC	P7	Commercial
	CY7C122-25DC	D8	Commercial
	CY7C122-25LC	L53	Commercial
	CY7C122-25DMB	D8	Military
35	CY7C122-35PC	P7	Commercial
	CY7C122-35DC	D8	Commercial
	CY7C122-35LC	L53	Commercial
	CY7C122-35DMB	D8	Military
	CY7C122-35LMB	L53	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups	
V _{OH}	1,2,3	
V _{OL}	1,2,3	
V _{IH}	1,2,3	
V _{IL} Max.	1,2,3	
I _{IX}	1,2,3	
I _{OZ}	1,2,3	
I _{CC}	1,2,3	

Switching Characteristics

Parameters	Subgroups		
READ CYCLE	READ CYCLE		
t _{RC}	7,8,9,10,11		
tACS	7,8,9,10,11		
t _{AOS}	7,8,9,10,11		
t _{AA}	7,8,9,10,11		
WRITE CYCL	WRITE CYCLE		
twc	7,8,9,10,11		
twR	7,8,9,10,11		
tw	7,8,9,10,11		
twsp	7,8,9,10,11		
twHD	7,8,9,10,11		
twsA	7,8,9,10,11		
twHA	7,8,9,10,11		
twscs	7,8,9,10,11		
twHCS	7,8,9,10,11		

Document #: 38-00025-B



256 x 4 Static R/W RAM

Features

- 256 x 4 static RAM for control store in high speed computers
- CMOS for optimum speed/power
- High speed
 - 7 ns (commercial)10 ns (military)
- Low power
 - 660 mW (commercial)
 - 825 mW (military)
- Separate inputs and outputs
- 5 volt power supply $\pm 10\%$ tolerance both commercial and military
- TTL compatible inputs and outputs
- 24 pin
- 300 MIL package

Functional Description

The CY7C123 is a high performance CMOS static RAM organized as 256 words x 4 bits. Easy memory expansion is provided by an active LOW chip select one (\overline{CS}_1) input, an active HIGH chip select two (CS_2) input, and three-state outputs.


An active LOW write enable input (WE) controls the writing/reading operation of the memory. When the chip select one (\overline{CS}_1) and write enable (WE) inputs are LOW and the chip select two (CS_2) input is HIGH, the information on the four data inputs D_0 to D_3 is written into the addressed memory word and the output circuitry is preconditioned so that the write data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write re-

covery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one (\overline{CS}_1) input LOW, the chip select two input (CS_2) and write enable (\overline{WE}) inputs HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select one (\overline{CS}_1) is HIGH, chip select two (CS_2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

		7C123-7	7C123-9	7C123-10	7C123-12	7C123-15
Maximum Access Time (ns)	Commercial	7	9	NA	12	NA
Widamium Access Time (iis)	Military	NA	NA	10	12	15
Maximum Operating Current (mA)	Commercial	120	120	NA	120	NA
waxiii Operating Current (mA)	Military	NA	NA	150	150	150



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage to Ground Potential

Pins 24 & 18 to Pins 7 & 12 -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State.....-0.5V to +7.0V

DC Input Voltage $\dots -3.0V$ to +7.0V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military ^[2]	-55°C to +125°C	5V ± 10%

Logic Table

		Inputs			Outputs	Mode	
ŌĒ	$\overline{\text{CS}}_1$	CS ₂	WE	D_0-D_3	Outputs	Viole	
X	Н	X	X	X	High Z	Not Selected	
X	х	L	Х	X	High Z	Not Selected	
L	L	Н	Н	X	O ₀ -O ₃	Read Stored Data	
X	L	Н	L	L	High Z	Write "0"	
Х	L	Н	L	Н	High Z	Write "1"	
H	L	Н	Н	X	High Z	Output Disabled	

Notes: H = HIGH Voltage High Z = High Impedance

L = LOW Voltage

X = Don't Care

Electrical Characteristics Over the Operating Range^[3]

Parameters Description		Test Conditions		7C123-7 7C123-9		7C123-10 7C123-15		7C123-12		Units
				Min.	Max.	Min.	Max.	Min.	Max.	}
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -5.2 \text{ mA}$		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC}	2.2	v_{cc}	2.2	v_{cc}	V
V _{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	V
I _{IX}	Input Load Current	$V_{SS} \leq V_{I} \leq V_{CC}$		-10	10	-10	10	-10	10	μA
I _{OZ}	Output Current (High-Z)	V _{SS} ≤ V _{OUT} ≤ V _{CC} Output Disabled		-10	+ 10	-10	+ 10	-10	+10	μΑ
I _{CC}	Power Supply	$V_{CC} = Max.,$	Commercial		120		NA		120	mA
Current	Current	$I_{OUT} = 0 mA$	Military		NA		150		150	mA

Capacitance^[1]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pı

Notes:

^{1.} Tested initially and after any design or process changes that may affect these parameters.

^{2.} TA is the "instant on" case temperature.

^{3.} See the last page of this specification for Group A subgroup testing information.



Switching Characteristics Over the Operating Range[3]

Parameters	Description	Test	7C1	23-7	7C1	23-9	7C1	23-10	7C1	23-12	7C1	23-15	Units
1 al aineters	Description	Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYC	LE												
t _{RC}	Read Cycle Time		7		9		10		12		15		ns
t _{AA}	Address Access Time			7		9		10		12		15	ns
t _{ACS}	Chip Select Time			7		8		8		8		10	ns
tDOE	Output Enable Time			7		8		8		8		10	ns
tHZCS	Chip Select to Output Hi-Z	Notes 4, 5		5		6		6		6.5		8	ns
tHZOE	Output Enable to Out Hi-Z	Note 4		5		6		6		6.5		8	ns
tLZCS	Chip Select to Out Low-Z	Notes 4, 5	2		2		2		2		2		ns
tLZOE	Output Enable to Out Low-Z	Note 4	2		2		2		2		2		ns
WRITE CY	CLE												
twc	Write Cycle Time		7		9		10		12		15		ns
tHZWE	Write Enable to Hi-Z			5.5		6		6		7		8	ns
tLZWE	Write Enable to Low-Z		2		2		2		2		2		ns
tPWE	Write Pulse Width		5		6.5		7		8		11		ns
t _{SD}	Data Setup to End of Write		5		6		7		8		11		ns
tHD	Data Hold Time After Write		1		1		1		1		1		ns
tsa	Add Setup to Start of Write		0.5		1		1		2		2		ns
tHA	Address Hold Time		1.5		1.5		2		2		2		ns
tscs	CS Active Low to End of Write		5		6.5		7		8		11		ns
t _{AW}	Add Setup to End of Write		5.5		7.5		8		10		13		ns


 ^{4.} Transition is measured at steady state HIGH level - 500 mV or steady state LOW level + 500 mV on the output from 1.5V level on the input with load shown in Figure 1b.

^{5.} At any given temperature and voltage condition, $t_{\hbox{HZCS}}$ is less than $t_{\hbox{LZCS}}$ for any given device.

0088-12



AC Test Loads and Waveforms







Figure 1a

Figure 1b

0088-4


Equivalent to:

THÉVENIN EQUIVALENT




0088-6

Read Mode



Write Mode




(All above measurements referenced to 1.5V unless otherwise stated.)


Note:


Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
7	CY7C123-7PC	P13A	Commercial
	CY7C123-7DC	D14	
	CY7C123-7LC	L53	
9	CY7C123-9PC	P13A	Commercial
	CY7C123-9DC	D14	
	CY7C123-9LC	L53	
10	CY7C123-10DMB	D14	Military
	CY7C123-10LMB	L53	
	CY7C123-10KMB	K73	
12	CY7C123-12PC	P13A	Commercial
	CY7C123-12DC	D14	
	CY7C123-12LC	L53	
	CY7C123-12DMB	D14	Military
	CY7C123-12LMB	L53	
-	CY7C123-12KMB	K73	
15	CY7C123-15DMB	D14	Military
	CY7C123-15LMB	L53	
	CY7C123-15KMB	K73	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups	
V _{OH}	1,2,3	
v_{OL}	1,2,3	
v_{IH}	1,2,3	
V _{IL} Max.	1,2,3	
I_{IX}	1,2,3	
I _{OZ}	1,2,3	
I_{CC}	1,2,3	

Switching Characteristics

Parameters	Subgroups		
READ CYCLE			
t _{RC}	7,8,9,10,11		
t _{AA}	7,8,9,10,11		
t _{ACS}	7,8,9,10,11		
t _{DOE}	7,8,9,10,11		
WRITE CYCL	E		
twc	7,8,9,10,11		
tpwE	7,8,9,10,11		
t _{SD}	7,8,9,10,11		
t _{HD}	7,8,9,10,11		
t _{SA}	7,8,9,10,11		
t _{HA}	7,8,9,10,11		
t _{SCS}	7,8,9,10,11		
t _{AW}	7,8,9,10,11		

Document #: 38-00060-D



2048 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed—35 ns
- Low active power
 660 mW (commercial)
 825 mW (military)
- Low standby power 110 mW
- SOJ package
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C128 is a high performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), and active LOW output enable (OE) and three-state drivers. The CY7C128 has an automatic power-down feature, reducing the power consumption by 83% when deselected.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip enable (CE) and write enable (WE) inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory loca-

tion addressed by the address present on the address pins (A_0 through A_{10}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

The 7C128 utilizes a die coat to ensure alpha immunity.



Selection Guide

		7C128-35	7C128-45	7C128-55
Maximum Access Time (ns)		35	45	55
Maximum Operating	Commercial	120	120	90
Current (mA)	Military		130	100
Maximum Standby Current (mA)	Commercial	20	20	20
	Military		20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

 Storage Temperature
 -65°C to +150°C

 Ambient Temperature with
 -55°C to +125°C

 Power Applied
 -0.5°C to +125°C

 Supply Voltage to Ground Potential
 (Pin 24 to Pin 12)

 DC Voltage Applied to Outputs
 -0.5V to +7.0V

 DC State
 -0.5V to +7.0V

Static Discharge Voltage> (Per MIL-STD-883 Method 3015)	2001V
Latch-up Current	00 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[4]	-55°C to +125°C	5V ±10%

DC Input Voltage $\dots -3.0V$ to +7.0V

_		_		70	Units	
Parameters	Description	Te	st Conditions	Min.	Min. Max.	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm Ol}$	$H = -4.0 \mathrm{mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{\rm CC} = Min., I_{\rm Ol}$	$= 8.0 \mathrm{mA}$	1	0.4	V
V_{IH}	Input HIGH Voltage			2.0	V _{CC}	V
v_{IL}	Input LOW Voltage			-3.0	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_0$	CC	-10	10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_0$ Output Disabled	cc	-40	40	μΑ
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_C$	$V_{CC} = Max., V_{OUT} = GND$			mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial -25, -35, -45		120	mA
icc	Supply Current	$I_{OUT} = 0 \text{ mA}$	Commercial -55		90	mA
			Military -35		150	mA
			Military -45		130	mA
			Military -55		100	mA
I _{SB}	Automatic CE	Max. V _{CC} ,	Commercial		20	
12R	Power Down Current	$\overline{CE} \geq V_{IH}$	Military*		20	mA

^{*35} ns and 55 ns only


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	
Cout	Output Capacitance	$V_{CC} = 5.0V$	7	pF


Notes:


- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 3. See the last page of this specification for Group A subgroup testing information.
- 4. TA is the "instant on" case temperature.

AC Test Loads and Waveforms



-4





Equivalent to:

THÉVENIN EQUIVALENT

167Ω

OUTPUT O 0 1.73 V



Switching Characteristics Over Operating Range[3, 6]


D	Description	7C1	28-35	7C128-45		7C128-55		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	E							
t _{RC}	Read Cycle Time	35		45		55		ns
t _{AA}	Address to Data Valid		35		45		55	ns
toha	Data Hold from Address Change	5		5		5		ns
tACE	CE LOW to Data Valid		35		45		55	ns
tDOE	OE LOW to Data Valid		15		20		25	ns
tLZOE	OE LOW to Low Z	0		0		0		ns
tHZOE	OE HIGH to High Z ^[7]		15		15	,	20	ns
tlzce	CE LOW to Low Z ^[8]	- 5		5		5		ns
tHZCE	CE HIGH to High Z[7, 8]		15		20		20	ns
t _{PU}	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		25		25	ns
WRITE CYC	LE ^[9]							
twc	Write Cycle Time	35		45		55		ns
tSCE	CE LOW to Write End	30		40		50		ns
t _{AW}	Address Set-up to Write End	30		40	}	50		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tPWE	WE Pulse Width	20		20		25		ns
t _{SD}	Data Set-up to Write End	15		20		25		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
tHZWE	WE LOW to High Z ^[7]		15		15		20	ns
tLZWE	WE HIGH to Low Z	0		0		0		ns

Notes:

- Data I/O Pins enter high-impedance state, as shown, when OE is held LOW during write.
- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 7. t_{HZOE} t_{HZCE} and t_{HZWE} are specified with $C_L=5$ pF as in Figure 1b. Transition is measured \pm 500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)







Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)








Write Cycle No. 2 (CE Controlled) (Notes 5, 9)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C128-35PC	P13	Commercial
	CY7C128-35VC	V13	
	CY7C128-35DC	D14	
	CY7C128-35LC	L53	
	CY7C128-35KMB	K73	Military
45	CY7C128-45PC	P13	Commercial
	CY7C128-45VC	V13	
	CY7C128-45DC	D14	
	CY7C128-45LC	L53	
	CY7C128-45DMB	D14	Military
	CY7C128-45LMB	L53	
	CY7C128-45KMB	K73	
55	CY7C128-55PC	P13	Commercial
	CY7C128-55VC	V13	
	CY7C128-55DC	D14	
	CY7C128-55LC	L53	
	CY7C128-55DMB	D14	Military
	CY7C128-55LMB	L53	
	CY7C128-55KMB	K73	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t_{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
tOHA	7,8,9,10,11
tACE	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
tSCE	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00026-C



2048 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed—20 ns
- Low active power
 440 mW (commercial)
 550 mW (military)
- Low standby power 110 mW
- SOJ package
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- VIH of 2.2V

Functional Description


The CY7C128A is a high performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), and active LOW output enable (OE) and three-state drivers. The CY7C128A has an automatic power-down feature, reducing the power consumption by 83% when deselected.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip enable (CE) and write enable (WE) inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory loca-

tion addressed by the address present on the address pins (A0 through A_{10}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

The 7C128A utilizes a die coat to ensure alpha immunity.



Selection Guide

		7C128A-20	7C128A-25	7C128A-35	7C128A-45	7C128A-55
Maximum Access Time (ns)		20	25	35	45	55
Maximum Operating	Commercial	100	100	100	100	80
Current (mA)	Military		125	100	100	100
Maximum Standby	Commercial	40/20	20	20	20	20
Current (mA)	Military		40	20	20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential

 $(Pin 24 \text{ to } Pin 12) \dots -0.5V \text{ to } +7.0V$ DC Voltage Applied to Outputs in High Z State..... -0.5V to +7.0V

DC Input Voltage $\dots -3.0V$ to +7.0V

Output Current into Outputs (Low)20 mA

Statio	Discharge Voltage	>2001V
(Per	MIL-STD-883 Method 3015)

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[4]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range[3]

Parameters	Description	Test Conditi	One		7C12	8A-20	7C128A-	25, 35, 45	7C128A-55		Units			
1 al allicters	200 Solitations				Min.	Max.	Min.	Max.	Min.	Max.	Cints			
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-4.0	mA	2.4		2.4		2.4		V			
v_{ol}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 m	A		0.4		0.4		0.4	V			
V _{IH}	Input HIGH Voltage				2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	v			
v_{iL}	Input LOW Voltage[4A]				-0.5	0.8	-0.5	0.8	-0.5	0.8	v			
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			-10	10	-10	10	-10	10	μΑ			
I_{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$ Output Disabled		-10	+10	-10	+ 10	-10	+ 10	μΑ				
I _{OS}	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$				-300		-300		-300	mA			
	V _{CC} Operating	V Mor	Com	1.		100		100		80				
I_{CC}	Supply Current	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mA}$				Mil.	25				125		100	mA.
	Supply Culture		14111.	35, 45				100	}	100				
		Max. V _{CC} ,	Com	1.		40		20		20				
Ian	Automatic CE	$\overline{CE}_1 \geq V_{IH}$		25				40			mA			
I_{SB_1}	Power Down Current	Min. Duty Cycle = 100%	Mil.	35, 45				20		20				
Icp	Automatic CE	$\frac{\text{Max. V}_{CC},}{\overline{CE}_1 \ge V_{CC} - 0.3V,}$		1.		20		20		20	mA			
I _{SB2}	Power Down Current	$\begin{vmatrix} V_{\rm IN} \ge V_{\rm CC} - 0.3V \\ \text{or } V_{\rm IN} \le 0.3V \end{vmatrix}$	Mil.					20		20				

^{*35} ns and 55 ns only


Capacitance [2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. See the last page of this specification for Group A subgroup testing information.
- 4. TA is the "instant on" case temperature.
- 4A. V_{IL} min. = -3.0V for pulse durations less than 30 ns.

AC Test Loads and Waveforms



0164-4 Figure 1a

5 V O OUTPUT O R2 INCLUDING JIG AND

R1 481Ω

0164-5 Figure 1b




Figure 2

Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [3, 6]


D	Description	7C12	8A-20	7C128A-25		7C128A-35		7C128A-45		7C128A-55		T7
Parameters	Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	LE											
t _{RC}	Read Cycle Time	20		25		35		45		55		ns
t_{AA}	Address to Data Valid		20		25		35		45		55	ns
toha	Data Hold from Address Change	5		5		5		5		5		ns
tACE	CE LOW to Data Valid		20		25		35		45		55	ns
tDOE	OE LOW to Data Valid		10		12		15		20		25	ns
tLZOE	OE LOW to Low Z	3		3		3		3		3		ns
tHZOE	OE HIGH to High Z ^[7]		8		10		12		15		20	ns
tLZCE	CE LOW to Low Z[8]	5		5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		8		10		15		15		20	ns
tpU	CE LOW to Power Up	0		0		0		0		0		ns
t _{PD}	CE HIGH to Power Down		20		20		20		25		25	ns
WRITE CY	CLE[9]											
twc	Write Cycle Time	20		20		25		40		50		ns
tSCE	CE LOW to Write End	15		20		25		30		40		ns
t_{AW}	Address Set-up to Write End	15		20		25		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		0		0		ns
t _{PWE}	WE Pulse Width	15		15		20		20		25		ns
t_{SD}	Data Set-up to Write End	10		10		15		15		25		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[7]		7		7		10		15		20	ns
t _{LZWE}	WE HIGH to Low Z	5		5		5		5		5		ns

Notes:

- 5. Data I/O Pins enter high-impedance state, as shown, when \overline{OE} is held LOW during write.
- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- t_{HZOE}, t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in Figure
 1b. Transition is measured ± 500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (WE Controlled) (Notes 5, 9)





Write Cycle No. 2 (CE Controlled) (Notes 5, 9)








Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C128A-20PC	P13	Commercial
	CY7C128A-20VC	V13	
	CY7C128A-20DC	D14	
	CY7C128A-20LC	L53	
25	CY7C128A-25PC	P13	Commercial
	CY7C128A-25VC	V13	
	CY7C128A-25DC	D14	-
	CY7C128A-25LC	L53	
	CY7C128A-25DMB	D14	Military
	CY7C128A-25LMB	L53	
35	CY7C128A-35PC	P13	Commercial
	CY7C128A-35VC	V13	
	CY7C128A-35DC	D14	i
	CY7C128A-35LC	L53	
	CY7C128A-35DMB	D14	Military
	CY7C128A-35LMB	L53	
	CY7C128A-35KMB	K73	
45	CY7C128A-45PC	P13	Commercial
	CY7C128A-45VC	V13	
	CY7C128A-45DC	D14	
	CY7C128A-45LC	L53	
	CY7C128A-45DMB	D14	Military
	CY7C128A-45LMB	L53	
	CY7C128A-45KMB	K73	
55	CY7C128A-55PC	P13	Commercial
	CY7C128A-55VC	V13	
	CY7C128A-55DC	D14	
	CY7C128A-55LC	L53	,
	CY7C128A-55DMB	D14	Military
	CY7C128A-55LMB	L53	
	CY7C128A-55KMB	K73	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I_{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
t _{DOE}	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
tSCE	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpWE	7,8,9,10,11
t_{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00094



Features

- 0.8 micron CMOS for optimum speed/power
- Automatic power-down
- TTL compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- Master CY7C130/CY7C131
 easily expands data bus width to
 16 or more bits using SLAVE
 CY7C140/CY7C141
- BUSY output flag on CY7C130/ CY7C131; BUSY input on CY7C140/CY7C141
- INT flag for port to port communication

Functional Description

The CY7C130/CY7C140/CY7C131/ CY7C141 are high speed CMOS 1K x 8 Dual Port Static RAMS. Two ports are provided permitting independent access to any location in memory. The CY7C130/CY7C131 can be utilized as either a stand-alone 8-bit Dual Port Static RAM or as a MASTER Dual Port RAM in conjunction with the CY7C140/CY7C141 SLAVE Dual Port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, Bit-Slice, or multiprocessor designs.


Each port has independent control pins; Chip Enable (CE), Write Enable

1024 x 8 Dual Port Static RAM

(WE), and Output Enable (OE). Two flags are provided on each port, BUSY and INT. BUSY signals that the port is trying to access the same location currently being accessed by the other port. INT is an interrupt flag indicating that data has been placed in a unique location by the other port. An automatic power down feature is controlled independently on each port by the Chip Enable (CE) pin.

The CY7C130/CY7C140 are available in both 48-pin DIP and 48-pin LCC. The CY7C131/CY7C141 are available in both 52-pin LCC and PLCC.

A die coat is used to insure alpha immunity.



Selection Guide

		7C130-25 7C131-25 7C140-25 7C141-25	7C130-35 7C131-35 7C140-35 7C141-35	7C130-45 7C131-45 7C140-45 7C141-45	7C130-55 7C131-55 7C140-55 7C141-55
Maximum Access Time (n	is)	25	35	45	55
Maximum Operating	Commercial	170	120	90	90
Current (mA)	Military		170	120	120
Maximum Standby Current (mA)	Commercial	65	45	35	35
	Military		65	45	45

Shaded area contains preliminary information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C
Supply Voltage to Ground Potential (Pin 48 to Pin 24)
DC Voltage Applied to Outputs
in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage $\dots -3.5V$ to $+7.0V$
Output Current into Outputs (Low)20 mA

Static Discharge Voltage	2001V
Latch-up Current>2	.00 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ±10%
Military ^[6]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[7]

Parameters	Description	Test Conditions			30-25 31-25 40-25 41-25	7C1 7C1 7C1	30-35 31-35 40-35 41-35	7C131 7C140 7C141	-45, 55 -45, 55 -45, 55 -45, 55	Units
				Max.		Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = \text{Min., } I_{\rm OH} = -4.0 \text{mA}$		2.4		2.4		2.4	ļ	v
v_{OL}	Output LOW Voltage	$I_{OL} = 4.0 \text{mA}$			0.4		0.4		0.4	v
		$I_{OL} = 16.0 \text{ mA}^{[5]}$			0.5		0.5		0.5	
v_{IH}	Input HIGH Voltage			2.2		2.2		2.2		V
v_{IL}	Input LOW Voltage				0.8		0.8		0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-5	+5	-5	+5	-5	+5	μΑ
I_{OZ}	Output Leakage Current	$\begin{aligned} GND &\leq V_O \leq V_{CC} \\ Output \ Disabled \end{aligned}$		-5	+5	-5	+5	-5	+5	μΑ
Ios	Output Short ^[3] Circuit Current	$V_{CC} = Max.,$ $V_{OUT} = GND$			-350		-350		-350	mA.
I_{CC}	V _{CC} Operating Supply Current	CE = V _{IL} Outputs Open	Commercial		170		120		90	mA
	Supply Current	$f = f_{MAX}$	Military				170		120	
I _{SB1}	Standby Current	\overline{CE}_L and $\overline{CE}_R \ge V_{IH}$	Commercial		65		45		35	mA
	Both Ports, TTL Inputs	$f = f_{MAX}$	Military				65		45	
I _{SB2}	Standby Current	\overline{CE}_L or $\overline{CE}_R \ge V_{IH}$ Active Port Outputs Open	Commercial		115		90		75	mA
*302	One Port, TTL Inputs	$f = f_{MAX}$	Military				115		90	
Standby Current		Both Ports \overline{CE}_L and \overline{CE}_R $\geq V_{CC} - 0.2V$	Commercial		15		15		15	mA
I _{SB3}	Both Ports, CMOS Inputs	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0$	Military				15		15	11174
I _{SB4}	Standby Current	One Port \overline{CE}_L or \overline{CE}_R $\geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	Commercial		105		85		70	mA
-504	One Port, CMOS Inputs	Active Ports Outputs Open $f = f_{MAX}$	Military				105		85	mA.

Shaded area contains preliminary information.

Capacitance [4]

Capacitanico				
Parameters	Description	Test Condtions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	j pr

Notes:


- 3. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 5. BUSY and INT pins only.

- 6. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.

Figure 4



AC Test Loads and Waveforms



Switching Characteristics Over Operating Range [7, 9]

Parameters	Description	7C130-25 7C131-25 7C140-25 7C141-25		7C130-35 7C131-35 7C140-35 7C141-35		7C130-45 7C131-45 7C140-45 7C141-45		7C130-55 7C131-55 7C140-55 7C141-55		Units
	<u></u>	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	<u> </u>
READ CYCI	LE							,		
tRC	Read Cycle Time	25		35		45		55	ļ	ns
tAA	Address to Data Valid		25		35		45		55	ns
toha	Data Hold from Address Change	0		0	·	0		0		ns
tACE	CE LOW to Data Valid		30		35		45		55	ns
tDOE	OE LOW to Data Valid		15		20		25		25	ns
tLZOE	OE LOW to Low Z	3		3		3		3		ns
tHZOE	OE HIGH to High Z ^[10]		15		20		20		25	ns
tLZCE	CE LOW to Low Z ^[11]	5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[10, 11]		15		20		20		25	ns
tpU	CE LOW to Power Up	0		0		0		0	1	ns
tPD	CE HIGH to Power Down		25		35		35		35	ns
WRITE CYC	CLE ^[12]									
twc	Write Cycle Time	25		35		45		55		ns
tsce	CE LOW to Write End	20		30		35		40		ns
t _{AW}	Address Set-up to Write End	20		30		35		40		ns
tHA	Address Hold from Write End	2		2		2		2		ns
t _{SA}	Address Set-up to Write Start	0		0		0		0		ns
tpwE	WE Pulse Width	20		25		30		30		ns
t _{SD}	Data Set-up to Write End	15		15		20		20		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
tHZWE	WE LOW to High Z		15		20		20		25	ns
tLZWE	WE HIGH to Low Z	0		0		0		0		ns

Shaded area contains preliminary information.



Switching Characteristics Over Operating Range^[7, 9] (Continued)

Parameters	Description	7C130-25 7C131-25 7C140-25 7C141-25		7C130-35 7C131-35 7C140-35 7C141-35		7C130-45 7C131-45 7C140-45 7C141-45		7C130-55 7C131-55 7C140-55 7C141-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY/INT	ERRUPT TIMING									
tBLA	BUSY LOW from Address Match		20		20		25		30	ns
t _{BHA}	BUSY HIGH from Address Mismatch ^[17]		20		20		25		30	ns
tBLC	BUSY LOW from CE LOW		20		20		25		30	ns
tBHC	BUSY HIGH from CE HIGH[17]		20		20		25		30	ns
tPS	Port Set Up for Priority	5		5		5		5		ns
twB*	WE LOW after BUSY LOW	0		0		0		0		ns
twH	WE HIGH after BUSY HIGH	20		30		35		35		ns
t _{BDD}	BUSY HIGH to Valid Data		25		35		45		45	ns
$t_{ m DDD}$	Write Data Valid to Read Data Valid		Note 16		Note 16		Note 16		Note 16	ns
twDD	Write Pulse to Data Delay		Note 16		Note 16		Note 16		Note 16	ns
INTERRUF	PT TIMING									
twins	WE to INTERRUPT Set Time		25		25		35		45	ns
teins	CE to INTERRUPT Set Time		25		25		35		45	ns
t _{INS}	Address to INTERRUPT Set Time		25		25		35		45	ns
toinr	OE to INTERRUPT Reset Time ^[17]		25		25		35		45	ns
tEINR	CE to INTERRUPT Reset Time[17]		25		25		35		45	ns
tINR	Address to INTERRUPT Reset Time[17]		25		25		35		45	ns

Shaded area contains preliminary information.

* CY7C140/CY7C141 Only

Notes:

- Data I/O pins enter high impedance state, as shown when OE is held LOW during write.
- 9. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 10. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with $C_L=5$ pF in Figure 2. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 13. WE is HIGH for read cycle.
- 14. Device is continuously selected \overline{OE} , $\overline{CE} = V_{IL}$.
- 15. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 16. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
 - A. BUSY on Port B goes HIGH.
 - B. Port B's address toggled.
 - C. CE for Port B is toggled.
 - D. WE for Port B is toggled.
- 17. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
- 18. For master/slave combinations $t_{WC} = t_{PWE} + t_{BLA}$.

Switching Waveforms

Read Cycle No. 1 (Notes 13, 14)


ADDRESS ADDRESS TRC TOHA TOHA TAA DATA OUT PREVIOUS DATA VALID DATA VALID




Switching Waveforms (Continued)

Read Cycle No. 2 (Notes 13, 15)

Either Port CE/OE Access




Timing Waveform of Read with BUSY (Note 13)



Write Cycle No. 1 (Notes 8, 12)

Either Port





Switching Waveforms (Continued)


Write Cycle No. 2 (Notes 8, 12)

Either Port $^{\mathsf{t}_{\mathsf{WC}}}$ ADDRESS t_{HA} t_{SCE} CΕ t_{AW} t_{PWE} ^tsa WĒ $^{t}_{H\underline{D}}$ +- tsp-DATAIN DATA VALID tHZWE HIGH IMPEDANCE

0114-13


Busy Timing Diagram No. 1 (CE Arbitration)

CE_L Valid First:



0114-14

CE_R Valid First:




0114-16




Switching Waveforms (Continued)

Busy Timing Diagram No. 2 (Address Arbitration)

Left Address Valid First:




Right Address Valid First:



Busy Timing Diagram No. 3

Write with BUSY (Slave: CY7C140/CY7C141) (Note 19):







Switching Waveforms (Continued)

Interrupt Timing Diagrams


Left Side Sets \overline{INT}_R :




Right Side Clears \overline{INT}_R :



Right Side Sets INT_L:





Left Side Clears INTL:








Typical DC and AC Characteristics


























Pin Configurations



52-Pin LCC/PLCC Top View

0114-3

> 48-Pin LCC Top View

0114-22

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C130-25PC	P25	Commercial
	CY7C130-25DC	D26	
	CY7C130-25LC	L68	
35	CY7C130-35PC	P25	Commercial
	CY7C130-35DC	D26	
	CY7C130-35LC	L68	
	CY7C130-35DMB	D26	Military
	CY7C130-35LMB	L68	
45	CY7C130-45PC	P25	Commercial
	CY7C130-45DC	D26	
	CY7C130-45LC	L68	
	CY7C130-45DMB	D26	Military
	CY7C130-45LMB	L68	
55	CY7C130-55PC	P25	Commercial
	CY7C130-55DC	D26	
	CY7C130-55LC	L68	
	CY7C130-55DMB	D26	Military
	CY7C130-55LMB	L68	

Speed Ordering (ns) Code		Package Type	Operating Range		
25	CY7C131-25LC	L69	Commercial		
	CY7C131-25JC	J69			
35	CY7C131-35LC	L69	Commercial		
	CY7C131-35JC	J69			
	CY7C131-35LMB	L69	Military		
45	CY7C131-45LC	L69	Commercial		
	CY7C131-45JC	J69			
	CY7C131-45LMB	L69	Military		
55	CY7C131-55LC	L69	Commercial		
	CY7C131-55JC	J69			
	CY7C131-55LMB	L69	Military		

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C140-25PC	P25	Commercial
	CY7C140-25DC	D26	
	CY7C140-25LC	L68	
35	CY7C140-35PC	P25	Commercial
	CY7C140-35DC	D26	i
	CY7C140-35LC	L68	
1	CY7C140-35DMB	D26	Military
	CY7C140-35LMB	L68	
45	CY7C140-45PC	P25	Commercial
	CY7C140-45DC	D26	
	CY7C140-45LC	L68	
	CY7C140-45DMB	D26	Military
	CY7C140-45LMB	L68	
55	CY7C140-55PC	P25	Commercial
	CY7C140-55DC	D26	i ÷
	CY7C140-55LC	L68	
	CY7C140-55DMB	D26	Military
	CY7C140-55LMB	L68	

Speed (ns)	Ordering Package Code Type		Operating Range
25	CY7C141-25LC	L69	Commercial
	CY7C141-25JC	J69	
35	CY7C141-35LC	L69	Commercial
	CY7C141-35JC	J69	
	CY7C141-35LMB	L69	Military
45	CY7C141-45LC	L69	Commercial
	CY7C141-45JC	J69	
	CY7C141-45LMB	L69	Military
55	CY7C141-55LC	L69	Commercial
	CY7C141-55JC	J69	
i	CY7C141-55LMB	L69	Military

aded area contains preliminary information.



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{OS}	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I_{SB2}	1,2,3
I_{SB3}	1,2,3

Parameters	Subgroups
I_{SB4}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{AA}	7,8,9,10,11
t _{OHA}	7,8,9,10,11
t _{ACE}	7,8,9,10,11
t _{DOE}	7,8,9,10,11
WRITE CYCL	E
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
t _{PWE}	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
BUSY/INTER TIMING	RUPT
t _{BLA}	7,8,9,10,11
t _{BHA}	7,8,9,10,11
t _{BLC}	7,8,9,10,11
t _{BHC}	7,8,9,10,11
tps	7,8,9,10,11
twins	7,8,9,10,11
t _{EINS}	7,8,9,10,11
t _{INS}	7,8,9,10,11

Parameters	Subgroups					
	BUSY/INTERRUPT TIMING (Continued)					
toinr	7,8,9,10,11					
teinr	7,8,9,10,11					
t _{INR}	7,8,9,10,11					
BUSY TIMING	}					
twB[1]	7,8,9,10,11					
t _{WH}	7,8,9,10,11					
t _{BDD}	7,8,9,10,11					
t _{DDD}	7,8,9,10,11					
twDD	7,8,9,10,11					

Note:

1. CY7C140 only.

Document #: 38-00027-D



2048 x 8 Dual Port Static RAM

Features

- 0.8 micron CMOS for optimum speed/power
- Automatic power-down
- TTL compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- MASTER CY7C132/CY7C136
 easily expands databus width to
 16 or more bits using SLAVE
 CY7C142/CY7C146
- BUSY output flag on CY7C132/ CY7C136; BUSY input on CY7C142/CY7C146
- INT flag for port to port communication (LCC/PLCC versions)

Functional Description

The CY7C132/CY7C142/CY7C136/CY7C146 are high speed CMOS 2K x 8 Dual Port Static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C132/CY7C136 can be utilized as either a stand-alone 8-Bit Dual Port RAM or as a MASTER Dual Port RAM in conjunction with the CY7C142/CY7C146 SLAVE Dual Port device in systems requiring 16-Bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bit-slice or multiprocessor designs.


Each port has independent control pins; Chip Enable (CE), Write Enable (WE), and Output Enable (OE). BUSY

flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin LCC or PLCC versions. BUSY signals that the port is trying to access the same location currently being accessed by the other port. On the LCC/PLCC versions, INT is an interrupt flag indicating that data has been placed in a unique location by the other port.

An automatic power-down feature is controlled independently on each port by the Chip Enable (CE) pin.

The CY7C132/CY7C142 are available in both 48-pin DIP and 48-pin LCC. The CY7C136/CY7C146 are available in both 52-pin LCC and 52-pin PLCC.

A die coat is used to insure alpha immunity.



Selection Guide

		7C132-25 7C136-25 7C142-25 7C146-25	7C132-35 7C136-35 7C142-35 7C146-35	7C132-45 7C136-45 7C142-45 7C146-45	7C132-55 7C136-55 7C142-55 7C146-55	
Maximum Access Time (ns)		25	35	45	55	
Maximum Operating	Commercial	170	120	90	90	
Current (mA)	Military		170	120	120	
Maximum Standby	Commercial	65	45	35	35	
Current (mA)	Military		65	45	45	

Shaded area contains preliminary information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 48 to Pin 24)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage $\dots -3.5V$ to $+7.0V$

Static Discharge Voltage (per MIL-STD-883 Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +70°C	5V ± 10%		
Military ^[7]	-55°C to +125°C	5V ±10%		

Parameters	Description	Test Conditions			Description Test Conditions 7C132-2: 7C136-2: 7C142-2: 7C146-2: 7C166-2: 7C166-2: 7C166-2: 7C166-2: 7C166-2: 7C166-2: 7C166-2: 7C166-2: 7C		36-25 42-25	7C136-35 7C142-35		7C132-45, 55 7C136-45, 55 7C142-45, 55 7C146-45, 55		Units
_					Max.	Min.	Max.	Min.	Max.			
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	mA	2.4		2.4		2.4		V		
v_{OL}	Output LOW Voltage	$I_{OL} = 4.0 \text{mA}$			0.4		0.4		0.4	v		
		$I_{OL} = 16.0 \text{mA}^{[6]}$			0.5		0.5		0.5			
V _{IH}	Input HIGH Voltage			2.2		2.2		2.2		, v		
v_{IL}	Input LOW Voltage				0.8		0.8		0.8	v		
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-5	+5	-5	+5	-5	+5	μA		
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-5	+5	-5	+5	-5	+5	μΑ		
Ios	Output Short [3] Circuit Current	$V_{CC} = Max.,$ $V_{OUT} = GND$			-350		-350		-350	mA		
I _{CC}	V _{CC} Operating Supply Current	CE = V _{IL} Outputs Open	Commercial		170		120		90	mA		
	Supply Current	$f = f_{MAX}$	Military				170		120			
I _{SB1}	Standby Current	\overline{CE}_L and $\overline{CE}_R \ge V_{IH}$	Commercial		65		45		35	mA		
	Both Ports, TTL Inputs	$f = f_{MAX}$	Military			L	65		45	11111		
τ	Standby Current	\overline{CE}_L or $\overline{CE}_R \ge V_{IH}$	Commercial		115		90		75	mA		
I _{SB2}	One Port, TTL Inputs	handby Current he Port, TTL Inputs Active Port Outputs Open $f = f_{MAX}$	Military				115		90	IIIA		
I _{SB3}	Standby Current	Both Ports \overline{CE}_L and \overline{CE}_R $\geq V_{CC} - 0.2V$	Commercial		15		15		15	mA		
1283	Both Ports, CMOS Inputs	$V_{\rm IN} \ge V_{\rm CC} - 0.2 V \text{ or}$ $V_{\rm IN} \le 0.2 V, f = 0$	Military				15		15			
T	Standby Current Vv	One Port \overline{CE}_L or \overline{CE}_R $\geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or	Commercial		105		85		70	mA		
I_{SB4}	One Port, CMOS Inputs $V_{IN} \le 0.2V$ Active Ports Outputs Oper $f = f_{MAX}$		Military				105		85			

Shaded area contains preliminary information.

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units	
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	10	pF	
Cout	Output Capacitance	$V_{CC} = 5.0V$	10	pr	


Notes:


- 3. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 5. LCC version only.

- 6. BUSY and INT pins only.
- 7. TA is the "instant on" case temperature.
- 8. See the last page of this specification for Group A subgroup testing information.



AC Test Loads and Waveforms








Figure 1 Figure 2

Figure 3. BUSY Output Load (CY7C132/CY7C136 Only)


Equivalent to:

O: THÉVENIN EQUIVALENT

250Ω

OUTPUT O 01.40V

0106-8



ALL INPUT PULSES

Figure 4

Switching Characteristics Over Operating Range [8, 10]

Parameters	Description	7C132-25 7C136-25 7C142-25 7C146-25		7C132-35 7C136-35 7C142-35 7C146-35		7C132-45 7C136-45 7C142-45 7C146-45		7C132-55 7C136-55 7C142-55 7C146-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCI	LE									
t _{RC}	Read Cycle Time	25		35		45		55		ns
t_{AA}	Address to Data Valid		25		35		45	<u> </u>	55	ns
tOHA	Data Hold from Address Change	0		0		0		0		ns
t _{ACE}	CE LOW to Data Valid		30		35		45		55	ns
tDOE	OE LOW to Data Valid		15		20		25		25	ns
tLZOE	OE LOW to Low Z	3		3		3		3		ns
tHZOE	OE HIGH to High Z ^[11]		15		20		20		25	ns
tLZCE	CE LOW to Low Z ^[12]	5		5		5		5		ns
tHZCE	CE HIGH to High Z[11, 12]		15		20		20	ļ	25	ns
tpU	CE LOW to Power Up	0		0		0		0		ns
t _{PD}	CE HIGH to Power Down		25		35		35		35	ns
WRITE CYC	CLE[13]									
twc	Write Cycle Time	25		35		45		55		ns
tSCE	CE LOW to Write End	20		30		35		40		ns
t _{AW}	Address Set-Up to Write End	20		30		35		40		ns
t _{HA}	Address Hold from Write End	2		2		2		2		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		ns
tPWE	WE Pulse Width	20		25		30		30		ns
t _{SD}	Data Set-Up to Write End	15		15		20		20		ns
tHD	Data Hold from Write End	0		0		0		0		ns
tHZWE	WE LOW to High Z		15		20		20		25	ns
tLZWE	WE HIGH to Low Z	0		0		0		0		ns

haded area contains preliminary information.



Switching Characteristics Over Operating Range [8, 10] (Continued)

Parameters	Description		7C132-25 7C136-25 7C142-25 7C146-25		7C132-35 7C136-35 7C142-35 7C146-35		7C132-45 7C136-45 7C142-45 7C146-45		7C132-55 7C136-55 7C142-55 7C146-55	
			Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING										
tBLA	BUSY LOW from Address Match		20		20		25		30	ns
t _{BHA}	BUSY HIGH from Address Mismatch [18]	į	20		20		25		30	ns
tBLC	BUSY LOW from CE LOW		20		20		25		30	ns
tBHC	BUSY HIGH from CE HIGH[18]		20		20		25		30	ns
tps	Port Set-Up for Priority	5		5		5		5		ns
twB*	WE LOW after BUSY LOW	0		0		0		0		ns
twH	WE HIGH After BUSY HIGH	20		30		35		35		ns
t _{BDD}	BUSY HIGH to Valid Data		25		35		45		45	ns
tDDD	Write Data Valid to Read Data Valid		Note 17		Note 17		Note 17		Note 17	ns
twdd	Write Pulse to Data Delay		Note 17		Note 17		Note 17		Note 17	
INTERRUI	PT TIMING									
twins	WE to INTERRUPT Set Time		25		25		35		45	ns
teins	CE to INTERRUPT Set Time		25		25		35		45	ns
tINS	Address to INTERRUPT Set Time		25		25		35		45	ns
toinr	OE to INTERRUPT Reset Time[18]		25		25		35		45	ns
teinr	CE to INTERRUPT Reset Time[18]		25		25		35		45	ns
t _{INR}	Address to INTERRUPT Reset Time[18]		25		25		35		45	ns

Shaded area contains preliminary information. *CY7C142/CY7C146 Only


Notes

- 9. Data I/O pins enter high-impedance state, as shown, when \overline{OE} is held LOW during write.
- 10. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 11. t_{HZOE}, t_{HZCE} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 2. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 13. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 14. WE is HIGH for read cycle.
- 15. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 16. Address valid prior to or coincident with CE transition LOW.
- 17. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
 - A. BUSY on Port B goes HIGH.
 - B. Port B's address toggled.
 - C. \overline{CE} for Port B is toggled.
 - D. WE for Port B is toggled.
- 18. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
- 19. For master/slave combinations $t_{WC} = t_{PWE} + t_{BLA}$.

Switching Waveforms

Read Cycle No. 1 (Notes 14, 15)


Either Port-Address Access







Read Cycle No. 2 (Notes 14, 16)

Either Port— CE/OE Access








Write Cycle No. 1 (Notes 9, 13)

Either Port




0106-11



Write Cycle No. 2 (Notes 9, 13)


Either Port



0106-14


BUSY Timing Diagram No. 1 (CE Arbitration)

CE_L Valid First:



0106-15

$\overline{\text{CE}}_R$ Valid First:




0106-16



BUSY Timing Diagram No. 2 (Address Arbitration)


LEFT Address Valid First:



0106-17


BUSY Timing Diagram No. 2

RIGHT Address Valid First:



BUSY Timing Diagram No. 3


WRITE with BUSY (SLAVE: CY7C142/CY7C146) (Note 20):






Interrupt Timing Diagram (Note 5)


LEFT Side Sets INTR:




RIGHT Side Clears INTR:



RIGHT Side Sets INTL:





LEFT Side Clears INTL:








Typical DC and AC Characteristics


























Pin Configurations



52-Pin LCC/PLCC Top View 0106-23



48-Pin LCC Top View 0106-24

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C132-25PC	P25	Commercial
	CY7C132-25DC	D26	
	CY7C132-25LC	L68	
35	CY7C132-35PC	P25	Commercial
	CY7C132-35DC	D26	
	CY7C132-35LC	L68	
İ	CY7C132-35DMB	D26	Military
	CY7C132-35LMB	L68]
45	CY7C132-45PC	P25	Commercial
ì	CY7C132-45DC	D26]
	CY7C132-45LC	L68	ĺ
	CY7C132-45DMB	D26	Military
j	CY7C132-45LMB	L68	}
55	CY7C132-55PC	P25	Commercial
	CY7C132-55DC	D26	
	CY7C132-55LC	L68	
	CY7C132-55DMB	D26	Military
	CY7C132-55LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C136-25LC	L69	Commercial
	CY7C136-25JC	J69	
35	CY7C136-35LC	L69	Commercial
	CY7C136-35JC	J69	
	CY7C136-35LMB	L69	Military
45	CY7C136-45LC	L69	Commercial
	CY7C136-45JC	J69	
	CY7C136-45LMB	L69	Military
55	CY7C136-55LC	L69	Commercial
	CY7C136-55JC	J69]
	CY7C136-55LMB	L69	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C142-25PC	P25	Commercial
	CY7C142-25DC	D26	
	CY7C142-25LC	L68	
35	CY7C142-35PC	P25	Commercial
	CY7C142-35DC	D26	
	CY7C142-35LC	L68	
	CY7C142-35DMB	D26	Military
	CY7C142-35LMB	L68	
45	CY7C142-45PC	P25	Commercial
	CY7C142-45DC	D26	
	CY7C142-45LC	L68	
	CY7C142-45DMB	D26	Military
	CY7C142-45LMB	L68	
55	CY7C142-55PC	P25	Commercial
	CY7C142-55DC	D26	
	CY7C142-55LC	L68	
	CY7C142-55DMB	D26	Military
	CY7C142-55LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C146-25LC	L69	Commercial
	CY7C146-25JC	J69	
35	CY7C146-35LC	L69	Commercial
1,1	CY7C146-35JC	J69	
	CY7C146-35LMB	L69.	Military
45	CY7C146-45LC	L69	Commercial
	CY7C146-45JC	J69)·
	CY7C146-45LMB	L69	Military
55	CY7C146-55LC	L69	Commercial
	CY7C146-55JC	J69	
	CY7C146-55LMB	L69	Military

Shaded area contains preliminary information.



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{OS}	1,2,3
I_{CC}	1,2,3
I_{SB1}	1,2,3
I_{SB2}	1,2,3
I_{SB3}	1,2,3

Parameters	Subgroups
I _{SB4}	1,2,3

Switching Characteristics

Parameters	Subgroups		
READ CYCLE			
t _{AA}	7,8,9,10,11		
toha	7,8,9,10,11		
tACE	7,8,9,10,11		
tDOE	7,8,9,10,11		
WRITE CYCLI	E		
tsce	7,8,9,10,11		
t _{AW}	7,8,9,10,11		
t _{HA}	7,8,9,10,11		
tsA	7,8,9,10,11		
tpWE	7,8,9,10,11		
t _{SD}	7,8,9,10,11		
tHD	7,8,9,10,11		
BUSY/INTER TIMING	RUPT		
tBLA	7,8,9,10,11		
tBHA	7,8,9,10,11		
tBLC	7,8,9,10,11		
tBHC	7,8,9,10,11		
t _{PS}	7,8,9,10,11		
twins	7,8,9,10,11		
tEINS	7,8,9,10,11		
tINS	7,8,9,10,11		

Parameters	Subgroups		
BUSY/INTERRUPT TIMING (Continued)			
toinr	7,8,9,10,11		
tEINR	7,8,9,10,11		
t _{INR}	7,8,9,10,11		
BUSY TIMING	BUSY TIMING		
t _{WB} [1]	7,8,9,10,11		
t _{WH}	7,8,9,10,11		
t _{BDD}	7,8,9,10,11		
t _{DDD}	7,8,9,10,11		
twDD	7,8,9,10,11		

Note:

1. CY7C142 only.

Document #: 38-00061-C



4096 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed-25 ns
- Low active power
 440 mW (commercial)
 605 mW (military)
- Low standby power
 55 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2000V electrostatic discharge


Functional Description

The CY7C147 is a high performance CMOS static RAM organized as 4096 words by 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C147 has an automatic power-down feature, reducing the power consumption by 80% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins (A₀ through A₁₁).

Reading the device is accomplished by taking the chip enable ($\overline{\text{CE}}$) LOW, while write enable ($\overline{\text{WE}}$) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.



Selection Guide

		7C147-25	7C147-35	7C147-45
Maximum Access	Commercial	25	35	45
Time (ns)	Military		35	45
Maximum Operating	Commercial	90	80	80
Current (mA)	Military		110	110
Maximum Standby	Commercial	15	10	10
Current (mA)	Military		10	10



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied55°C to +125°C	
Supply Voltage to Ground Potential (Pin 18 to Pin 9)0.5V to +7.0V	
DC Voltage Applied to Outputs in High Z State	

Static Discharge Voltage	>2001V
I atchun Current	> 200 m A

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ± 10%

DC Input Voltage $\dots -3.0V$ to +7.0V

Parameters	Description	Tost (Conditions	7C147-25		7C147-35, 45		Units	
1 at attleters	Description Test Conditions		onutions	Min.	Max.	Min.	Max.	Cints	
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	$I_{OH} = -4.0 \text{mA}$	2.4		2.4		V	
V _{OL}	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 12.0 \text{ mA}$		0.4		0.4	V	
V_{IH}	Input High Voltage				6.0	2.0	6.0	v	
V_{IL}	Input Low Voltage			-3.0	0.8	-3.0	0.8	V	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+ 10	μΑ	
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-50	+ 50	-50	+ 50	μΑ	
I _{OS}	Output Short ^[1] Circuit Current	V _{CC} = Max.	$V_{CC} = Max.$ $V_{OUT} = GND$		-350		-350	mA	
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90		80	mA	
	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				110	11117	
Ion	Automatic CE[2]	Max. V _{CC} ,	Commercial		15		10	mA	
I_{SB_1}	Power Down Current	$\overline{CE} \geq V_{IH}$	Military				10	– mA	


Capacitance^[5]

Parameters	Description Test Conditions		meters Description Test Conditions		Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	pF		
Cout	Output Capacitance	$V_{CC} = 5.0V$	6	PI		

Notes:

- 1. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT

125 Ω

OUTPUT O O1.90 V 0019-5



Switching Characteristics Over Operating Range^[6]


Parameters	Description	7C1	47-25	7C147-35		7C147-45		Units
1 al ameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	E							
tRC	Read Cycle Time	25		35		45		ns
t _{AA}	Address to Data Valid		25		35		45	ns
t _{OHA}	Data Hold from Address Change	3		5		5		ns
tACE	CS Low to Data Valid		25		35		45	ns
tLZCE	CE LOW to Low Z ^[8]	5		5		5		ns
tHZCE	CEHIGH to High Z ^[7, 8]		20		30		30	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		20		20	ns
WRITE CYC	LE[9]							
twc	Write Cycle Time	25		35		45		ns
t _{SCE}	CE LOW to Write End	25		35		45		ns
tAW	Address Set-up to Write End	25		35		45		ns
^t HA	Address Hold from Write End	0		0		0		ns
tSA	Address Set-up to Write Start	0		0		0		ns
tpwE	WE Pulse Width	15		20		25		ns
t _{SD}	Data Set-up to Write End	15		20		25		ns
^t HD	Data Hold from Write End	0		10		10		ns
tLZWE	WE HIGH to Low Z ^[8]	0		0		0		ns
tHZWE	WE LOW to High Z ^[7, 8]		15		20		25	ns

Notes:

- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- 7. $t_{\rm HZCE}$ and $t_{\rm HZWE}$ are tested with $C_{\rm L}=5$ pF as in Figure 1b. Transition is measured \pm 500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)




0019-7




Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (WE Controlled) (Note 9)




Write Cycle No. 2 (CE Controlled) (Note 9)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Ordering Information

Speed	Ordering Code	Package	Operating
(ns)		Type	Range
25	CY7C147-25PC	P3	Commercial
	CY7C147-25DC	D4	Commercial
	CY7C147-25LC	L50	Commercial
35	CY7C147-35PC CY7C147-35DC CY7C147-35LC CY7C147-35DMB CY7C147-35LMB	P3 D4 L50 D4 L50	Commercial Commercial Commercial Military Military
45	CY7C147-45PC CY7C147-45DC CY7C147-45LC CY7C147-45DMB CY7C147-45LMB	P3 D4 L50 D4 L50	Commercial Commercial Commercial Military Military

Address Designators

Address Name	Address Function	Pin Number
A ₀	X ₀	1
\mathbf{A}_1	X_1	2
A ₂	X ₂	3
A3	X ₃	4
A4	Y ₀	5
A ₅	\mathbf{Y}_1	6
A ₆	X4	17
A7	X ₅	16
A ₈	Y ₂	15
A 9	Y3	14
A ₁₀	Y ₄	13
A ₁₁	Y ₅	12

Bit Map



0019-12



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB1}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
WRITE CYCLI	E
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00030-B



1024 x 4 Static R/W RAM

Features

- Automatic power-down when deselected (7C148)
- CMOS for optimum speed/power
- 25 ns access time
- Low active power
 440 mW (commercial)
 605 mW (military)
- Low standby power (7C148)
 82.5 mW (25 ns version)
 55 mW (all others)
- 5 volt power supply $\pm 10\%$ tolerance both commercial and military
- TTL compatible inputs and outputs

Functional Description


The CY7C148 and CY7C149 are high performance CMOS static RAMs organized as 1024 x 4 bits. Easy memory expansion is provided by an active LOW chip select (CS) input, and threestate outputs. The CY7C148 and CY7C149 are identical except that the CY7C148 includes an automatic (CS) power-down feature. The CY7C148 remains in a low power mode as long as the device remains unselected, i.e. (CS) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY7C149 does not affect the power dissipation of the device.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When the chip

select (CS) and write enable (WE) inputs are both LOW, data on the four data input/output pins (I/O₀ through I/O₃) is written into the memory location addressed by the address present on the address pins (A₀ through A₉).

Reading the device is accomplished by selecting the device, (\overline{CS}) active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins (A₀ through A₉) is present on the four data input/output pins (I/O₀ through I/O₃).

The input/output pins (I/O₀ through I/O₃) remain in a high impedance state unless the chip is selected, and write enable (WE) is high.



Selection Guide

		7C148-25	7C148-35	7C148-45	7C149-25	7C149-35	7C149-45
Maximum Access Time	(ns)	25	35	45	25	35	45
Maximum Operating	Commercial	90	80	80	90	80	80
Current (mA)	Military		110	110		110	110
Maximum Standby	Commercial	15	10	10			
Current (mA)	Military		10	10			



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

(Above which the useful me may be imparred. For user guider
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 18 to Pin 9)0.5V to +7.0V
DC Voltage Applied to Outputs

DC Input Voltage -3.0V to +7.0V

Electrical Characteristics Over Operating Range[12]

Static Discharge Voltage	
(Per MIL-STD-883 Method 3015)	>2001V
Latchup Current	> 200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[11]	-55°C to +125°C	5V ± 10%

Parameters	Description Test Conditions			7C14	8/9-25	7C148/	9-35, 45	Units	
1 al ameters	Description		2000 Conditions			Max.	Min.		Max.
I _{OH}	Output High Current	$V_{OH} = 2.4V$	$V_{OH} = 2.4V$ $V_{CC} = 4.5V$		-4		-4		mA
I _{OL}	Output Low Current	$V_{OL} = 0.4V$	$V_{\rm OL} = 0.4 \rm V$				8		mA
v_{IH}	Input High Voltage				2.0	6.0	2.0	6.0	v
V_{IL}	Input Low Voltage					0.8	-3.0	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_I$	$GND \le V_I \le V_{CC}$			10	-10	10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled			-50	50	-50	50	μΑ
C _I	Input Capacitance[13]	F F				5		5	
C _{I/O}	Input/Output Capacitance ^[13]		Test Frequency = 1.0 MHz $T_A = 25^{\circ}$ C, All Pins at 0V, $V_{CC} = 5$ V			7		7	pF
I_{CC}	V _{CC} Operating	Max. V_{CC} , $\overline{CS} \leq$	V_{IL}	Commercial		90		80	mA
100	Supply Current	Output Open		Military				110	
I_{SB}	Automatic CS		7C148	Commercial		15		10	mA
-2B	Power Down Current	$\overline{\text{CS}} \geq V_{\text{IH}}$	only	Military				10	1117
I _{PO}	Peak Power-On	Max. V _{CC} ,	7C148	Commercial		15		10	mA
1PO	Current	$\overline{CS} \ge V_{IH}^{[3]}$	$\overline{CS} \ge V_{IH}^{[3]}$ only Mil					10	1117
I _{OS}	Output Short	$GND \leq V_O \leq$		Commercial		± 275		±275	mA
103	Circuit Current	V _{CC} [10]		Military				±350	

Notes:

- 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance. Output timing reference is 1.5V.
- 2. The internal write time of the memory is defined by the overlap of CS low and WE low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- A pull up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power up. Otherwise current will ex-ceed values given (CY7C148 only).
- 4. Chip deselected greater than 25 ns prior to selection.
- 5. Chip deselected less than 25 ns prior to selection.

AC Test Loads and Waveforms





Figure 1a Equivalent To:

Figure 1b

THÉVENIN EQUIVALENT



- 6. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. Transition is measured $\pm\,500$ mV from steady state voltage with specified loading in Figure 1b.
- 7. WE is high for read cycle.
- 8. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 9. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 10. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 11. TA is the "instant on" case temperature.
- 12. See the last page of this specification for Group A subgroup testing information.
 - 13. Tested initially and after any design or process changes that may affect these parameters.




Figure 2




Switching Characteristics Over Operating Range [12]

Parameters	Description	Description		8/9-25	7C148/9-35		7C148/9-45		Units
1 al ameters	Description		Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	E								
t _{RC}	Address Valid to Address I Care Time (Read Cycle Tim		25		35		45		ns
t _{AA}	Address Valid to Data Out Valid Delay (Address Acce	ss Time)		25		35		45	ns
t _{ACS1}	Chip Select Low to Data Or (CY7C148 only)	ut Valid		25[4] 30[5]		35 35		45 45	ns
t _{ACS}	Chip Select Low to Data Of (CY7C149 only)	ut Valid		15		15		20	ns
t _{LZ} [6]	Chip Select Low to	7C148	8		10		10		
rFX _{ro1}	Data Out On	7C149	5		5		5		ns
t _{HZ} [6]	Chip Select High to Data Out Off		0	15	0	20	0	20	ns
tOH	Address Unknown to Data Out Unknown Time		0		0		5		ns
tpD	Chip Select High to Power-Down Delay	7C148		20		30		30	ns
tpU	Chip Select Low to Power-Up Delay	7C148	0		0		0		ns
WRITE CYC	LE	•		•		· · · · · · · · · · · · · · · · · · ·	<u> </u>		
twc	Address Valid to Address I Care (Write Cycle Time)	Oo Not	25		35		45		ns
twp[2]	Write Enable Low to Write Enable High		20		30		35		ns
twR	Address Hold from Write F	End	5		. 5		5		ns
twZ ^[6]	Write Enable to Output in High Z		0	8	0	10	0	15	ns
t _{DW}	Data in Valid to Write Enal	ole High	12		20		20		ns
t _{DH}	Data Hold Time		0		0		0		ns
t _{AS}	Address Valid to Write Enable Low		0		0		0		ns
t _{CW} ^[2]	Chip Select Low to Write Enable High		20		30		40		ns
tow ^[6]	Write Enable High to Outp in Low Z	ut	0		0		0		ns
t _{AW}	Address Valid to End of W	rite	20		30		35		ns


Switching Waveforms

Read Cycle No. 1 (Notes 7, 8)







Read Cycle No. 2 (Notes 7, 9)



Write Cycle No. 1 (WE Controlled)




Write Cycle No. 2 (CS Controlled)





Note: If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.





Typical DC and AC Characteristics


























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C148-25PC CY7C149-25PC	Р3	Commercial
	CY7C148-25DC CY7C149-25DC	D4	
	CY7C148-25LC CY7C149-25LC	L50	
35	CY7C148-35PC CY7C149-35PC	Р3	Commercial
	CY7C148-35DC CY7C149-35DC	D4	
	CY7C148-35LC CY7C149-35LC	L50	
	CY7C148-35DMB CY7C149-35DMB	D4	Military
	CY7C148-35LMB CY7C149-35LMB	L50	
45	CY7C148-45PC CY7C149-45PC	Р3	Commercial
	CY7C148-45DC CY7C149-45DC	D4	
	CY7C148-45LC CY7C149-45LC	L50	
	CY7C148-45DMB CY7C149-45DMB	D4	Military
	CY7C148-45LMB CY7C149-45LMB	L50	

Address Designators

Address Name	Address Function	Pin Number
A ₀	Y ₀	5
A ₁	Y ₁	. 6
A ₂	Y ₂	7
A ₃	Y3	4
A4	X ₀	3
A ₅	X3	2
A ₆	X ₂	1
A ₇	X5	17
A ₈	X4	16
A 9	- X ₁	15

Bit Map



0001-11



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
I _{OH}	1,2,3
I _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB} [1]	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
tRC	7,8,9,10,11
t _{AA}	7,8,9,10,11
t _{ACS1} [1]	7,8,9,10,11
t _{ACS2} [1]	7,8,9,10,11
t _{ACS} [2]	7,8,9,10,11
tOH	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
twp	7,8,9,10,11
twR	7,8,9,10,11
t _{DW}	7,8,9,10,11
tDH	7,8,9,10,11
tAS	7,8,9,10,11
t _{AW}	7,8,9,10,11

Notes:

- 1. 7C148 only.
- 2. 7C149 only.

Document #: 38-00031-B



1024 x 4 Static R/W RAM

Features

- Memory reset function
- 1024 x 4 static RAM for control store in high speed computers
- CMOS for optimum speed/power
- High speed
 - 12 ns (commercial)
 - 15 ns (military)
- Low power
 - 495 mW (commercial)
 - 550 mW (military)
- · Separate inputs and outputs
- 5 volt power supply ±10% tolerance both commercial and military
- Capable of withstanding greater than 2001V static discharge
- TTL compatible inputs and outputs

Functional Description

The CY7C150 is a high performance CMOS static RAM designed for use in cache memory, high speed graphics, and data aquisition applications. Organized as 1024 words x 4 bits, the entire memory can be reset to zero in two memory cycles.

Separate I/O paths eliminate the need to multiplex data in and data out, providing for simpler board layout and faster system performance. Outputs are tri-stated during write, reset, deselect, or when output enable (OE) is held HIGH, allowing for easy memory expansion.

Reset is initiated by selecting the device ($\overline{CS} = LOW$) and pulsing the reset (\overline{RS}) input LOW. Within two memory cycles all bits are internally cleared to zero. Since chip select must be LOW for the device to be reset, a global reset signal can be employed, with only selected devices being cleared at any given time.


An active LOW write enable input (WE) controls the writing/reading op-

eration of the memory. When the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are LOW, the information on the four data inputs D_0 to D_3 is written into the addressed memory location and the output circuitry is preconditioned so that the write data is present at the outputs when the write cycle is completed.

Reading is performed with the chip select (\overline{CS}) input LOW, and the write enable (\overline{WE}) input HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select (\overline{CS}) is HIGH, Reset (\overline{RS}) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when Write Enable (\overline{WE}) is LOW.

A die coat is used to ensure alpha immunity.



Selection Guide

		7C150-12	7C150-15	7C150-25	7C150-35
Maximum Access Time (ns)	Commercial	12	15	25	35
Waximum Access Time (iis)	Military		15	25	35
Maximum Operating Current (mA)	Commercial	90	90	90	90
Waximum Operating Current (mA)	Military		100	100	100



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Ambient Temperature with Supply Voltage to Ground Potential DC Voltage Applied to Outputs in High Z State $\cdots -0.5V$ to +7.0V

(Per MIL-STD-883 Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ± 10%

Output Current into Outputs (Low)20 mA Electrical Characteristics Over Operating Range^[4]

DC Input Voltage $\dots -3.0V$ to +7.0V

D	D	T	3242	7C150-12,	.	
Parameters	Description	Test Con	iditions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OF}$	I = -4.0 mA	2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 12.0 \text{ mA}$			0.4	v
v_{IH}	Input High Voltage			2.0	V _{CC}	v
v_{IL}	Input Low Voltage			-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		- 50	+ 50	μΑ
Ios	Output Short[1]	$V_{CC} = Max., V_{OUT} = GND$			-300	mA
T.	V _{CC} Operating	V _{CC} = Max.	Commercial		90	
ICC Supply C	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military*		100	mA

^{*-15, -25} and -35 only


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	7	pF

Notes.

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing

AC Test Loads and Waveforms




0028-3 Figure 1b

3 0 V GND 0028-5

Figure 2. All Input Pulses

Equivalent To:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4, 5]

Demonsta	Description	7C150-12		7C150-15		7C150-25		7C150-35		T 1-24-
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	LE									
tRC	Read Cycle Time	12		15		25		35		ns
t _{AA}	Address to Data Valid		12		15		25		35	ns
toha	Output Hold from Address Change	2		2		2		2		ns
t _{ACS}	CS LOW to Data Valid		10		12		15		20	ns
tLZCS	CS LOW to Low Z ^[7]	0		0		0		0		ns
tHZCS	CS HIGH to High Z ^[6, 7]		8	0	11	0	20	0	25	ns
t _{DOE}	OE LOW to Data Valid		8		10		15		20	ns
tLZOE	OE LOW to Low Z ^[7]	0		0		0		0		ns
tHZOE	OE HIGH to High Z ^[6, 7]	0	8	0	9	0	20	0	25	ns
WRITE CY	CFE[8]									
twc	Write Cycle Time	12		15		25		35		ns
tscs	CS LOW to Write End	8		11		15		20		ns
t _{AW}	Address Set-up to Write End	10		13		20		30		ns
t _{HA}	Address Hold from Write End	2		2		5		5		ns
t _{SA}	Address Set-up to Write Start	2		2		5		5		ns
tPWE	WE Pulse Width	8		11		15		20		ns
t _{SD}	Data Set-up to Write End	8		11		15		20		ns
t _{HD}	Data Hold from Write End	2		2		5		5		ns
t _{LZWE}	WE HIGH to Low Z ^[7]	0		0		0		0		ns
tHZWE	WE LOW to High Z ^[6, 7]	0	8	0	12	0	20	0	25	ns
RESET CYC	CLE		<u> </u>	.b				·		
tRRC	Reset Cycle Time	24		30		50		70		ns
tsar	Address Valid to Beginning of Reset	0		0		0		0		ns
tswer	Write Enable HIGH to Beginning of Reset	0		0		0		0		ns
tSCSR	Chip Select LOW to Beginning of Reset	0		0		0		0		ns
tPRS	Reset Pulse Width	12		15		20		30		ns
tHCSR	Chip Select Hold after End of Reset	0		0		0		0		ns
tHWER	Write Enable Hold after End of Reset	12		15		30		40		ns
tHAR	Address Hold after End of Reset	12		15		30		40		ns
tLZRS	Reset HIGH to Output in Low Z ^[7]	0		0		0		0		ns
tHZRS	Reset LOW to Output in High Z ^[6, 7]	0	8	0	12	0	20	0	25	ns
tHZRS Notes:	Reset LOW to Output in High Z ^[6, 7]	0	8	0	12	0	20	0	25	

^{5.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.

^{6.} t_{HZCS}, t_{HZOE}, t_{HZR} and t_{HZWE} are tested with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.

^{7.} At any given temperature and voltage condition, $t_{\hbox{\scriptsize HZ}}$ is less than $t_{\hbox{\scriptsize LZ}}$ for any given device.

^{8.} The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

WE is URG to see the signal can be seen to see the signal can be seen to see the signal can be seen to see the signal can be seen to see the signal can be seen to see the signal can be seen to see the s

^{9.} WE is HIGH for read cycle.


^{10.} Device is continuously selected, $\overline{\text{CS}}$ and $\overline{\text{OE}} = V_{\text{IL}}$.

^{11.} Address valid prior to or coincident with CS transition LOW.




Switching Waveforms


Read Cycle No. 1 (Notes 9, 10)



Read Cycle No. 2 (Notes 9, 11)




Write Cycle No. 1 (WE Controlled) (Note 8)






Write Cycle No. 2 (CS Controlled) (Note 8)



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.

0028-10

Reset Cycle





Note: Reset cycle is defined by the overlap of \overline{RS} and \overline{CS} for the minimum reset pulse width.


0028-11





Typical DC and AC Characteristics


























Truth Table

	Inp	uts			36.1
CS	WE	ŌĒ	RS	Outputs	Mode
Н	Х	X	X	High Z	Not Selected
L	Н	X	L	High Z	Reset
L	L	X	Н	High Z	Write
L	Н	L	Н	$O_0 - O_3$	Read
L	X	Н	Н	High Z	Output Disable

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7C150-12PC	P13A	Commercial
1	CY7C150-12DC	D14	
1	CY7C150-12LC	L54	
	CY7C150-12SC	S13	
15	CY7C150-15PC	P13A	Commercial
1	CY7C150-15DC	D14	
	CY7C150-15LC	L54	
ĺ	CY7C150-15SC	S13	
)	CY7C150-15DMB	D14	Military
	CY7C150-15LMB	L54	
25	CY7C150-25PC	P13A	Commercial
	CY7C150-25DC	D14	
ł	CY7C150-25LC	L54	
	CY7C150-25SC	S13	
1	CY7C150-25DMB	D14	Military
	CY7C150-25LMB	L54	
35	CY7C150-35PC	P13A	Commercial
	CY7C150-35DC	D14	
	CY7C150-35LC	L54	
,	CY7C150-35SC	S13	
	CY7C150-35DMB	D14	Military
	CY7C150-35LMB	L54	

Bit Map



Address Designators

Address	Address	Pin
Name	Function	Number
\mathbf{A}_0	X ₀	21
\mathbf{A}_1	X ₁	22
\mathbf{A}_2	X ₂	23
A ₃	X ₃	1
A 4	X4	2
\mathbf{A}_{5}	X5	3
\mathbf{A}_6	Y ₀	4
A ₇	Y ₁	5
A ₈	Y ₂	6
A 9	Y3	7



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
tRC	7,8,9,10,11
tAA	7,8,9,10,11
toha	7,8,9,10,11
tACS	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
t _{SCS}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpwE	7,8,9,10,11
t _{SD}	7,8,9,10,11
tHD	7,8,9,10,11
RESET CYCLI	E
trrc	7,8,9,10,11
tsar	7,8,9,10,11
tswer	7,8,9,10,11
tSCSR	7,8,9,10,11
tPRS	7,8,9,10,11
tHCSR	7,8,9,10,11
thwer	7,8,9,10,11
tHAR	7,8,9,10,11

Document #: 38-00028-B



16,384 x 16 Static Cache RAM

Features

- Address and WE registers
- CMOS for optimum speed/ power
- High speed—20 ns
- Data In and Data Out latches
- TTL compatible inputs and outputs
- · Self-timed write
- Capable of withstanding greater than 2001V electrostatic discharge
- Common I/O

Functional Description

The CY7C157 is a high performance CMOS static RAM organized as 16,384 x 16 bits. It is intended specifically for use as a high speed cache memory device with the CY7C600 SPARCTM family of devices. The CY7C157 employs common I/O architecture, and a self timed byte-write mechanism.

Reading the device is accomplished by taking WE HIGH, and $\overline{\text{OE}}$ LOW. On the rising edge of CLOCK, addresses A_0-A_{13} are loaded into the input registers. A memory access occurs, and data is held after a read cycle beyond the next rising edge of CLOCK in


SPARCTM is a trademark of Sun Microsystems, Inc.

order to meet the hold time requirements of the microprocessor.

To write the device correctly, \overline{OE} must be taken HIGH. If the falling edge of CLOCK samples either or both of \overline{WE}_0 or \overline{WE}_1 LOW, a self timed byte write mechanism is triggered. Data is written from the data-in latch into the memory array at the corresponding address.

Note that the \overline{OE} signal must be HIGH for a proper write as the \overline{WE}_0 and \overline{WE}_1 signals do not tristate the outputs.

A die coat insures alpha immunity.





Selection Guide

		7C157-20	7C157-24	7C157-33
Maximum Clock to Output (ns)	Commercial	20	24	33
	Military		24	33
Maximum Output Enable to	Commercial	8	10	15
Output Time (ns)	Military		10	15
Maximum Current (mA)	Commercial	250	250	250
maximum current (mA)	Military		300	300

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Static Discharge Voltage	.>2001V
(Per MIL-STD-883 Method 3015)	
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	$ m v_{cc}$
Commercial	0°C to +70°C	5V ±10%
Military	-55°C to +125°C	5V ±10%

Electrical Characteristics Over Operating Range

Parameters Description		Test Conditions		7C157-20		7C157-24		7C157-33		Units
				Min.	Max.	Min.	Max.	Min.	Max.	Cints
V _{OH}	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4$	0 mA	2.4		2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 8.0 \text{ m}$	nA.		0.4		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	V
v_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	V
I_{IX}	Input Load Current	$GND < V_I < V_{CC}$		-10	+10	-10	+10	-10	+ 10	μΑ
Ioz	Output Leakage Current	GND < V _O < V _{CC} , Out	put Disabled	-50	+ 50	-50	+50	-50	+ 50	μΑ
Ios	Output Short Circuit Current[1]	$V_{CC} = Max, V_{OUT} = GND$			-350		-350		-350	mA
I _{CC}	V _{CC} Operating	V _{CC} = Max.	Commercial		250		250		250	mA
Supply Current $I_{OUT} = 0 \text{ mA}$	$I_{OUT} = 0 \text{ mA}$	Military				300		300		

Capacitance^[2]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	рF
C _{OUT}	Output Capacitance	$V_{\rm CC} = 5.0V^{[3]}$	8	pr

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. T_A is the "instant on" case temperature.



AC Test Loads and Waveforms



Equivalent to:

0153-6

Switching Characteristics Over Operating Range [4, 5]

Parameters	Description	7C15	7-20[6]	7C15	7-24[6]	7C1	57-33	Units
i arameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Cints
READ CYCL	E[7, 8]							
[†] СНСН	Clock Cycle Time	}	25		30		40	ns
tCHQV	Clock HIGH to Output Valid		20		24		33	ns
t _{CHQX}	Output Data Hold	5		5		5		ns
tGLQV	OE LOW to Output Valid		8		10		15	ns
t _{GHQZ}	OE HIGH to Output Tristate		8		10		15	ns
t _{GHCH}	OE HIGH to Next Clock HIGH	7		7		7		ns
tAVCH	Address Setup	2		2		3		ns
tCHAX	Address Hold	6		6		6		ns
WRITE CYC	LE ^[9]							
tGHQZ	OE HIGH to Output Tristate[10]		8		10		15	ns
t _{GHCH}	OE HIGH to Next Clock HIGH	7		7		7		ns
t _{DVCL}	Data in Setup to Clock	6		6		7		ns
t _{CLDX}	Data in Hold from Clock	2		2		2		ns
twlcl	WEX LOW to Clock LOW[12, 13]	4		4		6		ns
t _{CLWH}	Clock LOW to WEX HIGH[12, 13]	3		3		3		ns
tAVCH	Address Setup	2		2		3		ns
t _{CHAX}	Address Hold	6		6		6		ns

Notes:


- See the last page of this specification for Group A subgroup testing information.
- Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 100 pF load capacitance.
- 6. Surface mount package only.
- 7. WE is HIGH for read cycle.
- 8. \overline{OE} is selected (LOW).
- 9. $\overline{\text{OE}}$ must be high for data-in to propagate to latch.

- 10. t_{GHQZ} is specified with $C_L=5~pF$ as in Figure 1b. Transition is measured $\pm~500~mV$ from steady state voltage.
- 11. Self Timed Write is triggered on falling edge of either \overline{WE}_0 or \overline{WE}_1 .
- 12. X = 0 or 1 for low byte and high byte, respectively.
- Self Timed Write is triggered on falling edge of registered WE₀ or WE₁ signals.




Switching Waveforms

Read Cycle



Write Cycle






Pin Timing Cross Reference

Pin Name	Timing Reference	Description
Clock	С	Clock Inputs
$A_0 - A_{13}$	A	Address Inputs
I/O ₀ -I/O ₁₅ (Input)	D	Data Inputs
I/O ₀ –I/O ₁₅ (Output)	Q	Data Outputs
\overline{WE}_0 , \overline{WE}_1 , \overline{WE}_X	W	Write Enable
ŌĒ	G	Output Enable

Pin Configuration



PLCC Top View

Truth Table

	Inputs		Outputs
ŌĒ	WE ₀ (↓ CLOCK)	WE ₁ (↓ CLOCK)	Outputs
x	X	X	High Z
Н	Н	Н	High Z
L	Н	Н	I/O ₀ -I/O ₁₅
Н	L	Н	I/O ₀ -I/O ₇
Н	Н	L	I/O ₈ -I/O ₁₅
Н	L	L	I/O ₀ -I/O ₁₅

Notes:

- 14. Data In latch is transparent when clock ↑ HIGH.
- 15. Data In latch is closed when clock \$\dprest\$ LOW.

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C157-20LC	L69	Commercial
	CY7C157-20JC	J69	
24	CY7C157-24LC	L69	
	CY7C157-24JC	J69	
	CY7C157-24LMB	L69	Military
33	CY7C157-33LC	L69	Commercial
	CY7C157-33JC	J69	
	CY7C157-33LMB	L69	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups		
V _{OH}	1,2,3		
V _{OL}	1,2,3		
V_{IH}	1,2,3		
V _{IL} Max.	1,2,3		
I_{IX}	1,2,3		
I _{OZ}	1,2,3		
Ios	1,2,3		
I_{CC}	1,2,3		

Switching Characteristics

Parameters	Subgroups			
READ CYCLE				
t _{CHCH}	7,8,9,10,11			
tCHQV	7,8,9,10,11			
tGHQZ	7,8,9,10,11			
tCHQX	7,8,9,10,11			
tGHQV	7,8,9,10,11			
WRITE CYCLE				
t _{CHCH}	7,8,9,10,11			
t _{DVCL}	7,8,9,10,11			
tAVCH	7,8,9,10,11			
tCHAX	7,8,9,10,11			
tCLDX	7,8,9,10,11			
tDVWL	7,8,9,10,11			
twLDX	7,8,9,10,11			

Document #: 38-00098



16,384 x 4 Static RAM Separate I/O

Features

- Automatic power-down when deselected
- Transparent Write (7C161)
- CMOS for optimum speed/ power
- High speed
 10 ns t_{AA}
- Low active power — 525 mW at 40 MHz
- Low standby power
 150 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C161 and CY7C162 are high performance CMOS static RAMs organized as 16,384 x 4 bits with separate I/O. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Easy memory expansion is provided by active LOW chip enables $(\overline{CE}_1, \overline{CE}_2)$ and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 75% when deselected.

Writing to the device is accomplished when the chip enable $(\overline{CE}_1, \overline{CE}_2)$ and write enable (\overline{WE}) inputs are both LOW. Data on the four input pins

(I₀ through I₃) is written into the memory location specified on the address pins (A₀ through A₁₃).

Reading the device is accomplished by taking the chip enables ($\overline{CE_1}$, $\overline{CE_2}$) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.

The output pins stay in high impedance state when write enable (\overline{WE}) is LOW (7C162 only), or one of the chip enables $(\overline{CE}_1, \overline{CE}_2)$ are HIGH.



Selection Guide

		7C161-10 7C162-10	7C161-12 7C162-12	7C161-15 7C162-15
Maximum Access Time (ns)	Maximum Access Time (ns)		12	15
Maximum Operating Current (mA)	Commercial	125	120	115
	Military		150	135
Maximum Standby	Commercial	30	30	30
Current (mA)	Military		50	50



Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs
in High Z State $-0.5V$ to $+7.0V$
Input Voltage ^[14] 3.0V to +7.0V
Output Current into Outputs (Low)

Static Discharge Voltage	>2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Description Test Conditions		7C161-10 7C162-10		7C161-12 7C162-12		7C161-15 7C162-15		Units
_				Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm OH} = -4.0$	mA	2.4		2.4		2.4		v
VOL	Output LOW Voltage	$V_{\rm CC}=$ Min., $I_{\rm OL}=8.0$ m	A		0.4		0.4		0.4	V
v_{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	2.2	V_{CC}	v
V _{IL}	Input LOW Voltage[14]			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			+10	-10	+10	-10	+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Dsbld.			+10	-10	+10	-10	+10	μΑ
I _{OS}	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA
I_{CC_1}	Automatic CE Power Down Current	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mA}$	Commercial		105		105		105	mA
	Tower Bown Current	f = 40 MHz	Military				130		130	11121
I_{CC_2}	V _{CC} Operating Supply Current	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mA}$	Commercial		125		120		115	mA
-	Supply Current	$f = f \max$.	Military				150		135	III/A
I _{SB}	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$	Commercial		30		30		30	mA
*5D			Military				50		50	ши


Capacitance^[2]


Parameters	Description	Test Conditions	Max.[13]	Units
C_{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	7	pF

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. T_A is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.

AC Test Loads and Waveforms





Equivalent to:

THÉVENIN EQUIVALENT






Switching Characteristics Over Operating Range [4, 5, 12]

Parameters	Description		61-10 62-10		61-12 62-12	7C161-15 7C162-15		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E		-					
t _{RC}	Read Cycle Time	10		12		15		ns
t _{AA}	Address to Data Valid		10		12		15	ns
toha	Output Hold from Address Change	2		3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12		15	ns
tLZCE	CE LOW to Low Z ^[7]	2		3		3		ns
tHZCE	CE HIGH to High Z ^[6, 7]		6		8		8	ns
t _{DOE}	OE LOW to Data Valid		8		10		10	ns
tLZOE	OE LOW to LOW Z	2		3		. 2		ns
tHZOE	OE HIGH to HIGH Z		6		8		8	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		10		12		15	ns
WRITE CYC	LE[8]			•	•	•		·
twc	Write Cycle Time	10		12		15		ns
t _{SCE}	CE LOW to Write End	8		10		12		ns
t _{AW}	Address Set-up to Write End	8		10		12		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
tsa	Address Set-up to Write Start	0		0	-	0		ns
tpwE	WE Pulse Width	8		10		12		ns
t _{SD}	Data Set-up to Write End	8		10		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[7] (7C162)	3		5		5		ns
t _{HZWE}	WE LOW to High Z ^[6, 7] (7C162)		5		7		7	ns
t _{AWE}	WE LOW to Data Valid (7C161)		10		12		15	ns
t _{ADV}	Data Valid to Output Valid (7C161)	1	10		12		15	ns

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and $C_L=30~pF$ load capacitance for 15 ns t_{AA} devices.
- 6. t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in *Figure 1b*. Transition is measured ±500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE₁, CE₂ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, \overline{CE}_1 , $\overline{CE}_2 = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE}_1 , \overline{CE}_2 transition LOW.
- 12. Both \overline{CE}_1 and \overline{CE}_2 are represented by \overline{CE} in the Switching Characteristics and Waveforms.
- 13. For all packages except cerdip (D22) which has maximums of $C_{IN} = 10~\text{pF}, C_{OUT} = 12~\text{pF}.$
- 14. V_{IL} (min.) = -3.0V for pulse width < 20 ns.

Switching Waveforms^[12]

Read Cycle No. 1[9, 10]




0152-10




Switching Waveforms [12] (Continued)


Read Cycle^[9, 11]



Write Cycle No. 1 (WE Controlled)[8]



Write Cycle No. 2 (CE Controlled)[8]



Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state (7C162 only).



Truth Tables

CY7C161

\overline{CE}_1	$\overline{\text{CE}}_2$	WE	ŌĒ	Output	Input	Mode
Н	X	X	X	High Z	X	Deselect Power Down
X	Н	X	X	High Z	X	Deselect Power Down
L	L	Н	L	Data Out	X	Read
L	L	L	X	High Z	Data In	Write
L	L	Н	Н	High Z	Х	Deselect

CY7C162

$\overline{\text{CE}}_1$	$\overline{\text{CE}}_2$	$\overline{\mathbf{W}}\overline{\mathbf{E}}$	ŌĒ	Output	Input	Mode
Н	X	X	X	High Z	X	Deselect Power Down
X	Н	X	X	High Z	X	Deselect Power Down
L	L	Н	L	Data Out	X	Read
L	L	L	L	Data In	Data In	Write
L	L	L	Н	High Z	Data In	Write
L	L	Н	Н	High Z	X	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C161-10VC	V21	Commercial
	CY7C161-10LC	L54	
12	CY7C161-12PC	P21	Commercial
	CY7C161-12VC	V21	
į	CY7C161-12DC	D22	
ļ	CY7C161-12LC	L54	
ļ	CY7C161-12DMB	D22	Military
	CY7C161-12LMB	L54	
15	CY7C161-15PC	P21	Commercial
	CY7C161-15VC	V21	
	CY7C161-15DC	D22	
	CY7C161-15LC	L54]
	CY7C161-15DMB	D22	Military
	CY7C161-15LMB	L54	

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C162-10VC	V21	Commercial
	CY7C162-10LC	L54	
12	CY7C162-12PC	P21	Commercial
	CY7C162-12VC	V21	
	CY7C162-12DC	D22	
	CY7C162-12LC	L54	
	CY7C162-12DMB	D22	Military
	CY7C162-12LMB	L54	}
15	CY7C162-15PC	P21	Commercial
	CY7C162-15VC	V21	
	CY7C162-15DC	D22	1
	CY7C162-15LC	L54	1
	CY7C162-15DMB	D22	Military
	CY7C162-15LMB	L54]



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v _{oh}	1,2,3
V_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{AA}	7,8,9,10,11
tOHA	7,8,9,10,11
tACE	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCL	E
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
t _{AWE} [1]	7,8,9,10,11
t _{ADV} [1]	7,8,9,10,11

Note:

1. 7C161 only.

Document #: 38-A-00014



16,384 x 4 Static R/W RAM Separate I/O

Features

- Automatic power-down when deselected
- Transparent Write (7C161)
- CMOS for optimum speed/ power
- High speed
 20 ns tAA
- Low active power
 275 mW
- Low standby power 110 mW
- TTL compatible inputs and outputs

• Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C161 and CY7C162 are high performance CMOS static RAMs organized as 16,384 x 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enables $(\overline{CE}_1, \overline{CE}_2)$ and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 60% when deselected.


Writing to the device is accomplished when the chip enable $(\overline{CE}_1, \overline{CE}_2)$ and write enable (\overline{WE}) inputs are both

LOW. Data on the four input pins (I_0 through I_3) is written into the memory location specified on the address pins (A_0 through A_{13}).

Reading the device is accomplished by taking the chip enables $(\overline{CE_1}, \overline{CE_2})$ LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.

The output pins stay in high impedance state when write enable (\overline{WE}) is LOW (7C162 only), or one of the chip enables $(\overline{CE}_1, \overline{CE}_2)$ are HIGH.

A die coat is used to insure alpha immunity.



Selection Guide

		7C161-20 7C162-20	7C161-25 7C162-25	7C161-35 7C162-35	7C161-45 7C162-45
Maximum Access Time (1	ns)	20	25	35	45
Maximum Operating	Commercial	80	70	70	50
Current (mA)	Military		80	70	70
Maximum Standby	Commercial	40/20	20/20	20/20	20/20
Current (mA)	Military		40/20	20/20	20/20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage

Static D	ischar	ge Volt	tage		 >200	1V
(Per MI	L-STI	D-883 N	Method 301:	5)		
	_					

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Parameters	Description	Test Conditions 7 Mi			61-20 62-20		-25, 35 -25, 35		61-45 62-45	Units	
				Min.	Max.	Min.	Max.	Min.	Max.]	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	mA		2.4		2.4		2.4		v
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 m$	A			0.4		0.4		0.4	v
V_{IH}	Input HIGH Voltage				2.2	V_{CC}	2.2	v_{cc}	2.2	v_{cc}	v
V_{IL}	Input LOW Voltage[4A]				-3.0	0.8	-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			-10	+10	-10	+10	-10	+ 10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Dsbld.		-10	+10	-10	+10	-10	+ 10	μ A	
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA	
	V _{CC} Operating	$V_{CC} = Max.$	Coml.			80		70		50	
I_{CC}	Supply Current	I _{OUT} = 0 mA	Mil.	25				80		70	mA
		·		35				70		,0	
	Automatic CE	Max. V_{CC} , $\overline{CE} \ge V_{IH}$	Coml.			40		20		20	
I _{SB1}	Power Down Current	Min. Duty Cycle = 100%	Mil.	25				40		20	mA
			1411.	35				20		20	
T	Automatic CE	$\frac{\text{Max. V}_{CC},}{\overline{CE} \ge V_{CC} - 0.3V}$	Coml.			20	·	20		20	
I_{SB_2}	Power Down Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Mil.					20		20	mA


Capacitance^[2]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	7	pF

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 4A. V_{IL} min. = -3.0V for pulse durations less than 30 ns.


AC Test Loads and Waveforms





Equivalent to:

THÉVENIN EQUIVALENT






Switching Characteristics Over Operating Range [4, 5, 12]

Parameters	Description		7C161-20 7C161-25 Description 7C162-20 7C162-25			61-35 62-35	7C161-45 7C162-45		Units	
	•	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYC	LE									
tRC	Read Cycle Time	20		25		35		45		ns
t _{AA}	Address to Data Valid		20		25		35		45	ns
toha	Output Hold from Address Change	5		5		5		5		ns
tACE	CE LOW to Data Valid		20		25		35		45	ns
tlzce	CE LOW to Low Z ^[7]	5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[6, 7]		8		10		15		15	ns
tDOE	OE LOW to Data Valid		10		12		15		20	ns
tLZOE	OE LOW to LOW Z	3		3		3		3		ns
thzoe	OE HIGH to HIGH Z		- 8		10		12		15	ns
tpU	CE LOW to Power Up	0		0		0		0		ns
tpD	CE HIGH to Power Down		20		20		20		25	ns
WRITE CYC	CFE[8]									
twc	Write Cycle Time	20		20		25		40		ns
tsce	CE LOW to Write End	15		20		25		30		ns
t _{AW}	Address Set-up to Write End	15		20		25		30		ns
tha	Address Hold from Write End	0		0		0		0		ns
tsA	Address Set-up to Write Start	0		0		0		0		ns
tpwE	WE Pulse Width	15		15	1	20		20		ns
t _{SD}	Data Set-up to Write End	10		10		15		15		ns
tHD	Data Hold from Write End	0		0		0		0		ns
tLZWE	WE HIGH to Low Z ^[7] (7C162)	5		5		5		5		ns
tHZWE	WE LOW to High Z ^[6, 7] (7C162)		7		7		10		15	ns
tAWE	WE LOW to Data Valid (7C161)		20		25		30		35	ns
t _{ADV}	Data Valid to Output Valid (7C161)		20		20		30		35	ns
Notes:	<u> </u>	•						-		

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in Figure 1b.
 Transition is measured ±500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZ is less than tLZ for any given device.
- 8. The internal write time of the memory is defined by the overlap of \overline{CE}_1 , \overline{CE}_2 LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, \overline{CE}_1 , $\overline{CE}_2 = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE}_1 , \overline{CE}_2 transition LOW.
- 12. Both \overline{CE}_1 and \overline{CE}_2 are represented by \overline{CE} in the Switching Characteristics and Waveforms.

Switching Waveforms^[12]


Read Cycle No. 1 (Notes 9, 10)






Switching Waveforms^[12] (Continued)


Read Cycle (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state (7C162 only).





Typical DC and AC Characteristics


























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C161-20PC	P21_	Commercial
	CY7C161-20VC	V21	
	CY7C161-20DC	D22	
	CY7C161-20LC	L54	
25	CY7C161-25PC	P21	Commercial
	CY7C161-25VC	V21	
	CY7C161-25DC	D22	
	CY7C161-25LC	L54	
	CY7C161-25DMB	D22	Military
	CY7C161-25LMB	L54	
35	CY7C161-35PC	P21	Commercial
	CY7C161-35VC	V21	
	CY7C161-35DC	D22	
	CY7C161-35LC	L54	
	CY7C161-35DMB	D22	Military
	CY7C161-35LMB	L54	
45	CY7C161-45PC	P21	Commercial
	CY7C161-45VC	V21	
	CY7C161-45DC	D22	
	CY7C161-45LC	L54	
	CY7C161-45DMB	D22	Military
	CY7C161-45LMB	L54	

Bit	Map
-----	-----



Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C162-20PC	P21	Commercial
!	CY7C162-20VC	V21	
	CY7C162-20DC	D22	
	CY7C162-20LC	L54	
25	CY7C162-25PC	P21	Commercial
	CY7C162-25VC	V21	
	CY7C162-25DC	D22	
	CY7C162-25LC	L54	
	CY7C162-25DMB	D22	Military
	CY7C162-25LMB	L54	
	CY7C162-25KMB	K74	
35	CY7C162-35PC	P21	Commercial
	CY7C162-35VC	V21	
	CY7C162-35DC	D22	
	CY7C162-35LC	L54	
	CY7C162-35DMB	D22	Military
	CY7C162-35LMB	L54	
	CY7C162-35KMB	K74	
45	CY7C162-45PC	P21	Commercial
	CY7C162-45VC	V21	
	CY7C162-45DC	D22	
	CY7C162-45LC	L54	
	CY7C162-45DMB	D22	Military
	CY7C162-45LMB	L54	
	CY7C162-45KMB	K74	

Address Designators

Address Name	Address Function	Pin Number
A5	X3	1
A6	X4	2
A7	X5	3
A8	X6	4
A 9	X7	5
A10	Y0	6
A11	Y1	7
A12	Y5	8
A13	Y4	9
A 0	Y3	23
A1	Y2	24
A2	X0	25
A3	X1	26
A4	X2	27



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
VIL Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
Ios	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I _{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	;
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
t _{DOE}	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
t _{AWE} [1]	7,8,9,10,11
t _{ADV} [1]	7,8,9,10,11

Note:

1. 7C161 only.

Document #: 38-00029-D



16,384 x 4 Static RAM

Features

- Automatic power-down when deselected
- Output Enable (OE) Feature (7C166)
- CMOS for optimum speed/ power
- High speed
 10 ns t_{AA}
- Low active power
 525 mW at 40 MHz
- Low standby power
 150 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C164 and CY7C166 are high performance CMOS static RAMs organized as 16,384 x 4 bits. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C166 has an active low output enable (OE) feature. Both devices have an automatic power-down feature, reducing the power consumption by 60% when deselected.

Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW (and the output enable (OE) is LOW

for the 7C166). Data on the four input/output pins (I/O₀ through I/O₃) is written into the memory location specified on the address pins (A₀ through A₁₃).

Reading the device is accomplished by taking chip enable (CE) LOW (and OE LOW for 7C166), while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip enable ($\overline{\text{CE}}$) is HIGH, or write enable ($\overline{\text{WE}}$) is LOW (or output enable ($\overline{\text{OE}}$) is HIGH for 7C166).



Selection Guide

		7C164-10 7C166-10	7C164-12 7C166-12	7C164-15 7C166-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)	Commercial	125	120	115
	Military		150	135
Maximum Standby Current (mA)	Commercial	30	30	30
	Military		50	50



Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
Input Voltage ^[14]

Static Discharge Voltage>2 (Per MIL-STD-883 Method 3015)	001V
(Per MIL-51D-883 Method 3013)	

Latch-up Current

Operating Range

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ± 10%

Output Current into Outputs (Low)20 mA Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Condition	S		64-10 66-10	7C164-12 7C166-12		7C164-15 7C166-15		Units
				Min. Max.		Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm OH} = -4.0$	mA	2.4		2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ m}$	A		0.4		0.4		0.4	v
v_{iH}	Input HIGH Voltage			2.2	v_{cc}	2.2	V _{CC}	2.2	v_{cc}	v
VIL	Input LOW Voltage[14]				0.8	-0.5	0.8	-0.5	0.8	v
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-10	+ 10	-10	+ 10	-10	+10	μΑ
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA
I _{CC1}	V _{CC} Operating Supply Current	$V_{CC} = M_{ax}$. $I_{OUT} = 0 \text{ mA}$	Commercial		105		105		105	mA
	Supply Cultent	f = 40 MHz	Military				130		130	
I_{CC_2}	V _{CC} Operating Supply Current	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mA}$	Commercial		125		120		115	mA
2 Supply Current	$f = f \max$	Military				150		135		
Ign	Automatic $\overline{CE}^{[2]}$ Max. V_{CC} , $\overline{CE} \ge V_{IH}$		Commercial		30		30		30	mA
I_{SB}	Power Down Current	Min. Duty Cycle = 100%	Military				50		50	III.A.


Capacitance^[5]


Parameters	Description	Test Conditions	Max.[15]	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Equivalent to:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.
- 5. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms





OUTPUT O O 1.73 V

THÉVENIN EQUIVALENT

0150~7



Switching Characteristics Over Operating Range [4, 6]

Parameters	Description			64-10 66-10		64-12 66-12		64-15 66-15	Units
	•		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E								
t _{RC}	Read Cycle Time		10		12		15		ns
t _{AA}	Address to Data Valid			10		12		15	ns
toha	Output Hold from Addres Change	s	2		3		3		ns
tACE	CE LOW to Data Valid			10		12		15	ns
tDOE	OE LOW to Data Valid	7C166		8		10		10	ns
tLZOE	OE LOW to LOW Z	7C166	2		2		3		ns
tHZOE	OE HIGH to HIGH Z	7C166		8		9		8	ns
t _{LZCE}	CE LOW to Low Z ^[8]		2		3	-	3		ns
tHZCE	CE HIGH to High Z ^[7, 8]			6		8		8	ns
t _{PU}	CE LOW to Power Up		0		0		0		ns
tPD	CE HIGH to Power Down			10		12		15	ns
WRITE CYC	LE[9]								
twc	Write Cycle Time		10		12		15		ns
tSCE	CE LOW to Write End		8	,	10		12		ns
t_{AW}	Address Set-up to Write E	nd	8		10		12		ns
t _{HA}	Address Hold from Write	End	0		0		0		ns
t _{SA}	Address Set-up to Write Start		0		0		0		ns
tpwE	WE Pulse Width		8		10		12		ns
t _{SD}	Data Set-up to Write End		8		10		10		ns
t _{HD}	Data Hold from Write End		0		0		0		ns
tLZWE	WE HIGH to Low Z ^[8]		3		5		5		ns
tHZWE	WE LOW to High Z ^[7, 8]		0	5	0	7	0	7	ns

Notes:


- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and $C_L=30~\mathrm{pF}$ load capacitance for 15 ns t_{AA} devices and $C_L=20~\mathrm{pF}$ load capacitance for 10 and 12 ns t_{AA} devices.
- 7. t_{HZCE} and t_{HZWE} are specified with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device. These parameters are guaranteed and not 100% tested.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE}=V_{IL}$. (7C166: $\overline{OE}=V_{IL}$ also.)
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 13. 7C166 only: Data I/O will be high impedance if $\overline{OE} = V_{IH}$.
- 14. V_{IL} (min.) = -3.0V for pulse width < 20 ns.
- 15. For all packages except cerdip (D10, D14) which has maximums of $C_{\rm IN}=10$ pF, $C_{\rm OUT}=12$ pF.




Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)



Read Cycle No. 2 (Notes 10, 12)




Write Cycle No. 1 (WE Controlled) (Notes 9, 13)





Switching Waveforms (Continued)

Write Cycle No. 2 (CE Controlled) (Notes 9, 13)



Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.

0150-13

7C164 Truth Table

CE	WE	Input/Outputs	Mode
Н	X	High Z	Deselect Power Down
L	Н	Data Out	Read
L	L	Data In	Write

7C166 Truth Table

CE	WE	ŌĒ	Inputs/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C164-10VC V13		Commercial
	CY7C164-10LC	L52	
12	CY7C164-12PC	P 9	Commercial
	CY7C164-12VC	V13	
	CY7C164-12DC	D10	
	CY7C164-12LC	L52	
	CY7C164-12DMB	D10	Military
	CY7C164-12LMB	L52	
15	CY7C164-15PC	P9	Commercial
	CY7C164-15VC	V13]
	CY7C164-15DC	D10	
	CY7C164-15LC	L52	
	CY7C164-15DMB	D10	Military
	CY7C164-15LMB	L52	

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C166-10VC	V13	Commercial
	CY7C166-10LC	L54	
12	CY7C166-12PC	P13	Commercial
}	CY7C166-12VC	V13	
	CY7C166-12DC	D14	
	CY7C166-12LC	L54	
l	CY7C166-12DMB	D14	Military
	CY7C166-12LMB	L54	
15	CY7C166-15PC	P13	Commercial
	CY7C166-15VC	V13	
	CY7C166-15DC	D14	
	CY7C166-15LC	L54	
	CY7C166-15DMB	D14	Military
	CY7C166-15LMB	L54	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{AA}	7,8,9,10,11
tOHA	7,8,9,10,11
tACE	7,8,9,10,11
t _{DOE} [1]	7,8,9,10,11
WRITE CYCLI	E
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
t _{PWE}	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Note:

1. 7C166 only.

Document #: 38-A-00015



TOR 16,384 x 4 Static R/W RAM

Features

- Automatic power-down when deselected
- Output Enable (OE) Feature (7C166)
- CMOS for optimum speed/ power
- High speed
 20 ns t_{AA}
- Low active power 440 mW
- Low standby power
 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C164 and CY7C166 are high performance CMOS static RAMs organized as 16,384 x 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C166 has an active low output enable (OE) feature. Both devices have an automatic power-down feature, reducing the power consumption by 60% when deselected.

Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW (and the output enable (OE) is LOW for the 7C166). Data on the four input/output pins (I/O₀ through I/O₃)

is written into the memory location specified on the address pins (A_0 through A_{13}).

Reading the device is accomplished by taking chip enable (CE) LOW (and OE LOW for 7C166), while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip enable (\overline{CE}) is HIGH, or write enable (\overline{WE}) is LOW (or output enable (\overline{OE}) is HIGH for 7C166). A die coat is used to insure alpha immunity.



Selection Guide

		7C164-20 7C166-20	7C164-25 7C166-25	7C164-35 7C166-35	7C164-45 7C166-45
Maximum Access Time (n	s)	20	25	35	45
Maximum Operating Current (mA)	Commercial	80	70	70	50
	Military		80	70	70
Maximum Standby	Commercial	40/20	20/20	20/20	20/20
Current (mA)	Military		40/20	20/20	20/20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C Static Disch

Ambient Temperature with

Power Applied55°C to +125°C Supply Voltage to Ground Potential-0.5V to +7.0V

DC Voltage Applied to Outputs

Electrical Characteristics Over Operating Range^[4]

Static Discharge Voltage>20 (Per MIL-STD-883 Method 3015)	01 V

Latch-up Current.....>200 mA

Operating Range

Range	Range Ambient Temperature	
Commercial	0°C to +70°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Parameters	Description	Test Conditions				64-20 66-20		-25, 35 -25, 35		64-45 66-45	Units
					Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm OH} = -4.0$) mA		2.4		2.4		2.4		v
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ m}$	ıA			0.4		0.4		0.4	v
V _{IH}	Input HIGH Voltage	,			2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	v
v_{IL}	Input LOW Voltage[5A]				-3.0	0.8	-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$			-10	+10	-10	+10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled			-10	+10	-10	+10	-10	+ 10	μΑ
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GI$	ND			-350		-350		-350	mA
	V _{CC} Operating	$V_{CC} = Max.$	Coml.			80		70		50	
I _{CC}	Supply Current	$I_{OUT} = 0 \text{ mA}$	Mil.	25			7 .	80		70	mA
	•		14111.	35				70			
	Automatic CE[2]	Max. V_{CC} , $\overline{CE} \geq V_{IH}$	Coml.			40		20		20	
I_{SB_1}	Power Down Current	Min. Duty Cycle = 100%	Mil.	25				40		20	mA
				35]			20		20	
T.,	Automatic CE ^[2]	$\frac{\text{Max. V}_{CC},}{\overline{CE} \ge V_{CC} - 0.3V}$	Coml.			20		20		20	
I _{SB2}	Power Down Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Mil.					20		20	mA

Capacitance^[5]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	_
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. TA is the "instant on" case temperature.

- 4. See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.
- 5A. V_{IL} min. = -3.0V for pulse durations less than 30 ns.

AC Test Loads and Waveforms



3.0 V 90% GND 10% 10% - < 5 ns 0056-7

Figure 2

Equivalent to:

THÉVENIN EOUIVALENT





Switching Characteristics Over Operating Range [4, 6]


Parameters				64-20 66-20	ı	64-25 66-25		64-35 66-35		64-45 66-45	Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCI	LE										
t_{RC}	Read Cycle Time		20		25		35		45		ns
t _{AA}	Address to Data Valid			20		25		35		45	ns
t _{OHA}	Output Hold from Addre Change	ss	5		5		5		5		ns
tACE	CE LOW to Data Valid			20		25		35		45	ns
t _{DOE}	OE LOW to Data Valid	7C166		10		12		15		20	ns
tLZOE	OE LOW to LOW Z	7C166	3		3		3		3		ns
tHZOE	OE HIGH to HIGH Z	7C166		8		10		12		15	ns
tLZCE	CE LOW to Low Z ^[8]		5		5		5		5		ns
tHZCE	CE HIGH to High Z[7, 8]			8		10		15		15	ns
tPU	CE LOW to Power Up		0		0		0		0		ns
t _{PD}	CE HIGH to Power Dow	n		20		20		20		25	ns
WRITE CYC	CLE[9]										
twc	Write Cycle Time		20		20 %		25		40		ns
t _{SCE}	CE LOW to Write End		15		20		25		30	-	ns
t _{AW}	Address Set-up to Write I	End	15		20		25		30		ns
t _{HA}	Address Hold from Write	End	0		0		0		0		ns
t_{SA}	Address Set-up to Write S	tart	0		0		0		0		ns
tPWE	WE Pulse Width		15		15		20		20		ns
t _{SD}	Data Set-up to Write End		10		10		15		15		ns
t _{HD}	Data Hold from Write En	d	0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[8]		5		5		5		5		ns
tHZWE	WE LOW to High Z ^[7, 8]			7		7		10		15	ns

Notes:

- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 7. tHZCE and tHZWE are specified with C_L = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device. These parameters are guaranteed and not 100% tested.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE} = V_{IL}$. (7C166: $\overline{OE} = V_{IL}$ also.)
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 13. 7C166 only: Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms

Read Cycle No. 1 (Notes 10, 11)




0056-10

0056-12




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (WE Controlled) (Notes 9, 13)




Write Cycle No. 2 (CE Controlled) (Notes 9, 13)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























7C164 Truth Table

<u></u> C <u>E</u>	WE	Input/Outputs	Mode
Н	х	High Z	Deselect Power Down
L	H	Data Out	Read
L	L	Data In	Write

7C166 Truth Table

CE	WE	ŌĒ	Inputs/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect


Ordering Information

Oruern	ig Information		
Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C164-20PC	P 9	Commercial
	CY7C164-20VC	V13	2.00
	CY7C164-20DC	D10	
	CY7C164-20LC	L52	
25	CY7C164-25PC	P9	Commercial
	CY7C164-25VC	V13	
	CY7C164-25DC	D10	
	CY7C164-25LC	L52	
	CY7C164-25DMB	D10	Military
	CY7C164-25LMB	L52	
	CY7C164-25KMB	K73	
35	CY7C164-35PC	P9	Commercial
,	CY7C164-35VC	V13	
	CY7C164-35DC	D10	
	CY7C164-35LC	L52	
	CY7C164-35DMB	D 10	Military
	CY7C164-35LMB	L52]
	CY7C164-35KMB	K73	
45	CY7C164-45PC	P9	Commercial
	CY7C164-45VC	V13	}
	CY7C164-45DC	D10	
	CY7C164-45LC	L52	
	CY7C164-45DMB	D10	Military
	CY7C164-45LMB	L52	
	CY7C164-45KMB	K73	

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C166-20PC	P13	Commercial
	CY7C166-20VC	V13	
	CY7C166-20DC	D14	
	CY7C166-20LC	L54]
25	CY7C166-25PC	P13	Commercial
	CY7C166-25VC	V13	
	CY7C166-25DC	D14	
	CY7C166-25LC	L54	
	CY7C166-25DMB	D14	Military
	CY7C166-25LMB	L54	
	CY7C166-25KMB	K73	
35	CY7C166-35PC	P13	Commercial
	CY7C166-35VC	V13]
	CY7C166-35DC	D14	}
	CY7C166-35LC	L54	}
	CY7C166-35DMB	D14	Military
	CY7C166-35LMB	L54	}
	CY7C166-35KMB	K73	1
45	CY7C166-45PC	P13	Commercial
	CY7C166-45VC	V13]
	CY7C166-45DC	D14	1
	CY7C166-45LC	L54	
	CY7C166-45DMB	D14	Military
	CY7C166-45LMB	L54]
	CY7C166-45KMB	K73	}



Bit Map



Address Designators

Address Name	Address Function	Pin Number
A5	X3	1
A6	X4	2
A 7	X5	3
A8	X6	4
A 9	X7	5
A10	Y5	6
A11	Y4	7
A12	Y0	8
A13	Y1	9
A 0	Y2	17
A 1	Y3	18
A2	X0	19
A3	X1	20
A4	X2	21

0056-15



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{OS}	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I _{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups				
READ CYCLE	READ CYCLE				
t _{RC}	7,8,9,10,11				
t _{AA}	7,8,9,10,11				
toha	7,8,9,10,11				
t _{ACE}	7,8,9,10,11				
t _{DOE} [1]	7,8,9,10,11				
WRITE CYCLI	E				
twc	7,8,9,10,11				
t _{SCE}	7,8,9,10,11				
t _{AW}	7,8,9,10,11				
t _{HA}	7,8,9,10,11				
t _{SA}	7,8,9,10,11				
tPWE	7,8,9,10,11				
t _{SD}	7,8,9,10,11				
t _{HD}	7,8,9,10,11				

Note:

1. 7C166 only.

Document #: 38-00032-C



16,384 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed-25 ns
- Low active power
 275 mW
- Low standby power
 83 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C167 is a high performance CMOS static RAM organized as 16,384 words x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C167 has an automatic power-down feature, reducing the power consumption by 67% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{13})$.

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

			7C167-25	7C167-35	7C167-45
Maximum Access Time (r	ıs)		25	35	45
Maximum Operating	STD	Commercial	60	60	50
Current (mA)	SID	Military		60	50



Maximum Ratings

not tested.)	
Static Discharge Voltage (Per MIL-STD-883 Method 3015)	>2001V

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Co	nditions	7C1	67-25	7C1	67-35	7C1	67-45	Units
1 at ameters	Description	1est Co	rest conditions		Max.	Min.	Max.	Min.	Max.	Cints
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_O$	$_{\rm H} = -4.0{ m mA}$	2.4		2.4		2.4		V
VOL	Output LOW Voltage	V _{CC} = Min., I _{OL} = 12.0 mA, 8.0 mA Mil			0.4		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	2.0	v_{cc}	2.0	v_{cc}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	v
I_{IX}	Input Load Current	$GND \leq V_I \leq V$	cc	-10	+10	-10	+10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled		-50	+ 50	-50	+ 50	-50	+ 50	μΑ
IOS	Output Short ^[1] Circuit Current	$V_{CC} = Max.,$ $V_{OUT} = GND$			-350		-350		-350	mA
Icc	V _{CC} Operating	$V_{CC} = Max.$	Commercial		60		60		50	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				60		50	III.A
I _{SB}	Automatic CE[2]	Max. V _{CC} ,	Commercial		20		20		15	mA
4915	Power Down Current	CE ≥ V _{IH}	Military				20		20	IIIA


Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	6	pF
C _{CE}	Chip Enable Capacitance		5	

Notes:

- 1. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 5. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



All Input Pulses

3.0 ∨

90%

90%

10%

≤5 ns

0017-6

Equivalent to:

THÉVENIN EQUIVALENT

01.9V COMMERCIAL



Switching Characteristics Over Operating Range [4, 6]


Donomotora	Description.	7C1	67-25	7C167-35		7C167-45		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCL	E							
t _{RC}	Read Cycle Time (Commercial)	25		30		40		ns
t _{RC}	Read Cycle Time (Military)	25		35		40		ns
t _{AA}	Address to Data Valid (Commercial)		25		30		40	ns
t _{AA}	Address to Data Valid (Military)				35		40	ns
toha	Data Hold from Address Change	3		3		3		ns
tACE	CE LOW to Data Valid		25		35		45	ns
tLZCE	CE LOW to Low Z ^[8]	5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		15		20		25	ns
tpU	CE LOW to Power Up	0		0		0		ns
tpD	CE HIGH to Power Down		20		25		30	ns
WRITE CYC	LE[9]			-				
twc	Write Cycle Time	25		30		40		ns
t _{SCE}	CE LOW to Write End	25		30		40		ns
t _{AW}	Address Set-up to Write End	25		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tpwe	WE Pulse Width	15		20		20		ns
t _{SD}	Data Set-up to Write End	15		15		15		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
tHZWE	WE LOW to High Z ^[7, 8]		15		20		20	ns
tLZWE	WE HIGH to Low Z ^[8]	0		0		0		ns

Notes:

- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 7. t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in *Figure 1b*. Transition is measured ± 500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with CE transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (WE Controlled) (Note 9)




Write Cycle No. 2 (CE Controlled) (Note 9)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	I _{CC} mA	Ordering Code	Package Type	Operating Range
25	60	CY7C167-25PC	P5	Commercial
		CY7C167-25DC	D6]
		CY7C167-25LC	L51	
		CY7C167-25VC	V5]
35	60	CY7C167-35PC	P5	Commercial
		CY7C167-35DC	D6]
		CY7C167-35LC	L51	
	į	CY7C167-35VC	V5	1
**		CY7C167-35DMB	D6	Military
		CY7C167-35LMB	L51	
45	50	CY7C167-45PC	P5	Commercial
	l	CY7C167-45DC	D6	ļ
		CY7C167-45LC	L51	
		CY7C167-45VC	V5	
		CY7C167-45DMB	D6	Military
		CY7C167-45LMB	L51]



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I_{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
WRITE CYCLI	E
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tsA	7,8,9,10,11
tpWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00033-D



16,384 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed-20 ns
- Low active power
 275 mW
- Low standby power
 83 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- V_{IH} of 2.2V

Functional Description


The CY7C167A is a high performance CMOS static RAM organized as 16,384 words x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C167A has an automatic power-down feature, reducing the power consumption by 67% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins $(A_0$ through $A_{13})$.

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (\overline{CE}) is HIGH or write enable (\overline{WE}) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

			7C167A-20	7C167A-25	7C167A-35	7C167A-45
Maximum Access Time (ns)		20	25	35	45	
Maximum Operating Current (mA)	STD	Commercial	80	60	60	50
	310	Military		70	60	50



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature -65° C to $+150^{\circ}$ C Static Discharge Temperature with (Per MIL-S

Power Applied55°C to +125°C

Supply Voltage to Ground Potential

(Pin 20 to Pin 10).....-0.5V to +7.0V

DC Voltage Applied to Outputs

э,	not tested.)
	Static Discharge Voltage>2001V
	(Per MIL-STD-883 Method 3015)
	Latch-up Current

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ± 10%

Parameters	Description	Test Conditions		7C16	7C167A-20		7C167A-25		7C167A-35		7C167A-45	
1 ai aineteis	Description			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_C$	$V_{\rm CC} = Min., I_{\rm OH} = -4.0 \mathrm{mA}$			2.4		2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 12.0 \text{ mA},$ 8.0 mA Mil			0.4		0.4		0.4		0.4	v
V_{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	2.2	V _{CC}	2.2	V_{CC}	v
V_{IL}	Input LOW Voltage[5A]			-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-10	+10	-10	+10	-10	+10	-10	+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-10	+10	-10	+10	-10	+10	-10	+10	μА
Ios	Output Short ^[1] Circuit Current	$V_{CC} = Max.,$ $V_{OUT} = GND$			-350		-350		-350		-350	mA
I _{CC}	V _{CC} Operating	V _{CC} = Max. Commercial I _{OUT} = 0 mA Military			80		60		60		50	mA
	Supply Current						70		60		50	, III.A.
CD	Automatic $\overline{CE}^{[2]}$	1 CT > 1/2	Commercial		40		20		20		15	mA
	Power Down Current		Military				20		20		20	111/1

Capacitance^[5]


Parameters	Description	Test Conditions	ons Max.			
C _{IN} Input Capacitance		$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4			
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	6	pF		
C _{CE}	Chip Enable Capacitance	1	5			

Notes:

- 1. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. TA is the "instant on" case temperature.

- 4. See the last page of this specification for Group A subgroup testing information.
- 5. Tested initially and after any design or process changes that may affect these parameters.
- 5A. V_{II} min. = -3.0V for pulse durations less than 30 ns.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4, 6]


Donomotors	Description	7C167A-20		7C167A-25		7C167A-35		7C167A-45		Units
Parameters		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	LE									
t _{RC}	Read Cycle Time (Commercial)	20		25		30		40		ns
tRC	Read Cycle Time (Military)			25		35		40		ns
t _{AA}	Address to Data Valid (Commercial)		20		25		30		40	ns
t _{AA}	Address to Data Valid (Military)						35		40	ns
toha	Data Hold from Address Change	5		5		5		5		ns
tACE	CE LOW to Data Valid		20		25		35		45	ns
tLZCE	CE LOW to Low Z ^[8]	5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		8		10		15		15	ns
tPU	CE LOW to Power Up	0		0		0		0		ns
tPD	CE HIGH to Power Down		20		20		20		25	ns
WRITE CYC	CLE ^[9]									
twc	Write Cycle Time	20		20		25		40		ns
tsce	CE LOW to Write End	15		20		25		30		ns
t _{AW}	Address Set-up to Write End	15		20		25		30		ns
t _{HA}	Address Hold from Write End	0		0		0		0		ns
tsA	Address Set-up to Write Start	0		0		0		0		ns
tPWE	WE Pulse Width	15		15]	20]	20		ns
t _{SD}	Data Set-up to Write End	10		10]	15		15		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
tHZWE	WE LOW to High Z ^[7, 8]		7		7		10		15	ns
tLZWE	WE HIGH to Low Z ^[8]	5		5		5		5		ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified Io_I/I_{OH} and 30 pF load capacitance.
 1H_{ZCE} and 1H_{ZWE} are specified with C_L = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 12. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms

Read Cycle No. 1 (Notes 10, 11)




0161-8




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 10, 12)



Write Cycle No. 1 (WE Controlled) (Note 9)




Write Cycle No. 2 (CE Controlled) (Note 9)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	I _{CC} mA	Ordering Code	Package Type	Operating Range
20	60	CY7C167A-20PC	P5	Commercial
		CY7C167A-20DC	D6	
		CY7C167A-20VC	V5	
25	60	CY7C167A-25PC	P5	Commercial
		CY7C167A-25DC	D6	
		CY7C167A-25LC	L51	
		CY7C167A-25VC	V5	
		CY7C167A-25DMB	D6	Military
		CY7C167A-25LMB	L51	
35	60	CY7C167A-35PC	P5	Commercial
		CY7C167A-35DC	D6	
		CY7C167A-35LC	L51	
		CY7C167A-35VC	V5	
		CY7C167A-35DMB	D6	Military
		CY7C167A-35LMB	L51	
45	50	CY7C167A-45PC	P5	Commercial
		CY7C167A-45DC	D6	
		CY7C167A-45LC	L51	
	į	CY7C167A-45VC	V5	
		CY7C167A-35PC	P5	
		CY7C167A-45DMB	D6	Military
	ĺ	CY7C167A-45LMB	L51	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v _{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
tRC	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
WRITE CYCLI	E
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
t _{PWE}	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00093



4096 x 4 Static R/W RAM

Features

- Automatic power-down when deselected (7C168)
- CMOS for optimum speed/ power
- High speed
 25 ns t_{AA}
 - 15 ns t_{ACE} (7C169)
- Low active power 385 mW
- Low standby power (7C168) — 83 mW
- TTL compatible inputs and outputs

 Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C168 and CY7C169 are high performance CMOS static RAMs organized as 4096 x 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C168 has an automatic power-down feature, reducing the power consumption by 77% when deselected.


Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW.

Data on the four input/output pins $(I/O_0 \text{ through } I/O_3)$ is written into the memory location specified on the address pins $(A_0 \text{ through } A_{11})$.

Reading the device is accomplished by taking chip enable (\$\overline{CE}\$) LOW, while write enable (\$\overline{WE}\$) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip enable (CE) is HIGH, or write enable (WE) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

			7C168-25 7C169-25	7C168-35 7C169-35	7C169-40	7C168-45
Maximum Access Time (ns)		25	35	40	45	
Maximum Operating	Maximum Operating STD		90	90	70	70
Current (mA)	SID	Military		90	70	70



Maximum Ratings

(100 vo which the assist me may be impaired. I of	aser garacini
Storage Temperature65°C to	+150°C
Ambient Temperature with Power Applied55°C to	+ 125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)0.5V to	o +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to	o +7.0V

Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015)	

 $Latch-up\ Current \dots > 200\ mA$

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ±10%
Military ^[2]	-55°C to +125°C	5V ± 10%

DC Input Voltage $\dots -3.0V$ to +7.0V

Parameters	Description	Test Conditions		7C168-25 7C169-25		7C168-35 7C169-35		7C168-45 7C169-40		Units
			Min.	Max.	Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	= -4.0 mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 mA		0.4		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	2.0	v_{cc}	2.0	v_{cc}	V
V_{IL}	Input LOW Voltage					-3.0	0.8	-3.0	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	$GND \le V_I \le V_{CC}$		+ 10	- 10	+ 10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	$\begin{array}{c} GND \leq V_O \leq V_{CO} \\ Output \ Disabled \end{array}$	$GND \le V_O \le V_{CC}$, Output Disabled		+ 50	-50	+ 50	-50	+ 50	μΑ
IOS	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUI}$	= GND		-350		-350		-350	mA
T	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90		70		70	mA
ICC	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				90		70	1117.1
T	Automatic CE	Max. V _{CC} ,	Commercial		20		20		15	mA
I _{SB} ₁	Power Down Current	$\overline{CE} \geq V_{IH}$	Military				20		20	
Ian	Automatic CE	Max. V _{CC} ,	Commercial		11		11		11	mA
I _{SB2}	Power Down Current	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3V$	Military				20		20	

Capacitance^[4]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	4	pF
Cout	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	7	pF

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. TA is the "instant on" case temperature.


- 3. See the last page of this specification for Group A subgroup testing information.
- 4. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [3, 5]


Parameters	arameters Description		7C168-25 7C169-25		7C168-35 7C169-35		7C169-40		7C168-45		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
READ CYC											
t _{RC}	Read Cycle Time		25		35		40		45		ns
t _{AA}	Address to Data Valid			25		35		40		45	ns
toha	Output Hold from Address (Change	3		3		3		3 ,		ns
tACE	CE LOW to Data Valid	7C168		25		35				45	ns
VACE	OE DO W TO Build Valled	7C169		15		25		25			ns
tLZCE	CE LOW to Low Z ^[7]		5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[6, 7]			15		20		20		25	ns
tPU	CE LOW to Power Up (7C168)		0		0				0		ns
tPD	CE HIGH to Power Down (7C168)			25		25				30	ns
t _{RCS}	Read Command Set-up		0		0		0		0		ns
trch	Read Command Hold		0		0		0		0		ns
WRITE CYC	CFE[8]										
twc	Write Cycle Time		25		35		40		40		ns
tsce	CE LOW to Write End		25		30		30		35		ns
t _{AW}	Address Set-up to Write End		20		30		40		35		ns
t _{HA}	Address Hold from Write En	d	0		0		0		0		ns
t _{SA}	Address Set-up to Write Start		0		0		0		0		ns
tPWE	WE Pulse Width		20		30		35		35		ns
t _{SD}	Data Set-up to Write End		10		15		15		15		ns
t _{HD}	Data Hold from Write End		0		0		3		3		ns
t _{LZWE}	WE HIGH to Low Z ^[7]		6		6		6		6		ns
tHZWE	WE LOW to High Z[6, 7]			10		15		20		20	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- 6. t_{HZCE} and t_{HZWE} are tested with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, $t_{\hbox{\scriptsize HZ}}$ is less than $t_{\hbox{\scriptsize LZ}}$ for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 9, 10)






Switching Waveforms (Continued)


Read Cycle (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	I _{CC} mA	Ordering Code	Package Type	Operating Range
25	90	CY7C168-25PC	P5	Commercial
		CY7C168-25DC	D6	**
		CY7C168-25LC	L51	
		CY7C168-25VC	V5	4
35	90	CY7C168-35PC	P5	Commercial
		CY7C168-35DC	D6	
	-	CY7C168-35LC	L51	
		CY7C168-35VC	V5	
		CY7C168-35DMB	D6	Military
		CY7C168-35LMB	L51	
45	70	CY7C168-45PC	P5	Commercial
ı		CY7C168-45DC	D6	
		CY7C168-45LC	L51	
		CY7C168-45VC	V5	
		CY7C168-45DMB	D6	Military
		CY7C168-45LMB	L51	

Speed (ns)	I _{CC} mA	Ordering Code	Package Type	Operating Range
25	90	CY7C169-25PC	P5	Commercial
111		CY7C169-25DC	D6	•
		CY7C169-25LC	L51	
		CY7C169-25VC	V5	
35	90	CY7C169-35PC	P5	Commercial
		CY7C169-35DC	D6	
		CY7C169-35LC	L51	
		CY7C169-35VC	V5	
		CY7C169-35DMB	D6	Military
		CY7C169-35LMB	L51	
40	70	CY7C169-40PC	P5	Commercial
		CY7C169-40DC	D6	
	İ	CY7C169-40LC	L51	
		CY7C169-40VC	V5	
		CY7C169-40DMB	D6	Military
		CY7C169-40LMB	L51	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V_{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3
I _{SB1} [12]	1,2,3
I _{SB2} [12]	1,2,3

Note:

12. 7C168 only.

Switching Characteristics

Parameters	Subgroups					
READ CYCLE	READ CYCLE					
t _{RC}	7,8,9,10,11					
t _{AA}	7,8,9,10,11					
^t OHA	7,8,9,10,11					
tACE	7,8,9,10,11					
t _{RCS}	7,8,9,10,11					
^t RCH	7,8,9,10,11					
WRITE CYCL	E					
twc	7,8,9,10,11					
t _{SCE}	7,8,9,10,11					
t_{AW}	7,8,9,10,11					
t _{HA}	7,8,9,10,11					
t _{SA}	7,8,9,10,11					
tpwE	7,8,9,10,11					
t _{SD}	7,8,9,10,11					
t _{HD}	7,8,9,10,11					

Document #: 38-00034-D



4096 x 4 Static R/W RAM

Features

- Automatic power-down when deselected (7C168A)
- CMOS for optimum speed/ power
- High speed
 20 ns t_{AA}
 15 ns t_{ACE} (7C169A)
- Low active power
 385 mW
- Low standby power (7C168A)
 83 mW
- TTL compatible inputs and outputs
- VIH of 2.2V

 Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C168A and CY7C169A are high performance CMOS static RAMs organized as 4096 x 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C168A has an automatic power-down feature, reducing the power consumption by 77% when deselected.


Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW.

Data on the four input/output pins $(I/O_0 \text{ through } I/O_3)$ is written into the memory location specified on the address pins $(A_0 \text{ through } A_{11})$.

Reading the device is accomplished by taking chip enable (\overline{CE}) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip enable ($\overline{\text{CE}}$) is HIGH, or write enable ($\overline{\text{WE}}$) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

			7C168A-20 7C169A-20	7C168A-25 7C169A-25	7C168A-35 7C169A-35	7C169A-40	7C168A-45
Maximum Access Time	(ns)		20	25	35	40	45
Maximum Operating	STD	Commercial	90	70	70	50	50
Current (mA)	310	Military		80	70	70	70



Maximum Ratings

Storage Temperature65°C to +150°C	Static Discharge Voltage>2001V
Ambient Temperature with	(Per MIL-STD-883 Method 3015)

Latch-up Current > 200 mA

Supply Voltage to Ground Potential **Operating Range**

Ambient DC Voltage Applied to Outputs Range VCC Temperature in High Z State..... -0.5V to +7.0V 0° C to $+70^{\circ}$ C Commercial 5V ± 10% DC Input Voltage $\dots -3.0V$ to +7.0VMilitary[2] -55° C to $+125^{\circ}$ C 5V ± 10%

Electrical Characteristics Over Operating Range^[3]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Parameters	Description	Test Conditions		7C168A-20 7C169A-20		7C168A-25 7C169A-25		7C168A-35 7C169A-35		7C168A-45 7C169A-40		Units
	•			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH}$	= -4.0 mA	2.4		2.4		2.4		2.4		V
v_{ol}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	= 8.0 mA		0.4		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	V
$\overline{v_{IL}}$	Input LOW Voltage[4A]			-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+10	-10	+10	-10	+10	-10	+10	μΑ	
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CO} Output Disabled	10	+ 10	-10	+ 10	-10	+ 10	- 10	+10	μΑ	
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OU}$	$_{\Gamma} = \text{GND}$		-350		-350		-350		-350	mA
7	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90		70		70		70	mA
I _{CC}	C Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				80		70		70	11111
T	Automatic CE	Max. V _{CC} ,	Commercial		40		20		20		20	mA
I_{SB_1}	Power Down Current	CE ≥ V _{IH} Military					20		20		20]
T	Automatic CE Max. VCC, Commerce		Commercial		20		20		20		20	mA
Power Down Current		CE ≥ V _{CC} - 0.3V Military					20		20		20	

Capacitance^[4]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	7	pF

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. TA is the "instant on" case temperature.

- 3. See the last page of this specification for Group A subgroup testing information.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 4A. V_{IL} min. = -3.0V for pulse durations less than 30 ns.

AC Test Loads and Waveforms



THÉVENIN EQUIVALENT Equivalent to: 167Ω OUTPUT O-O 1.73 V 0162-5



Switching Characteristics Over Operating Range[3, 5]


Parameters	Description	Description		8A-20 9A-20	7C168A-25 7C169A-25		7C168A-35 7C169A-35		7C169A-40		7C168A-45		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYC	LE												1
t _{RC}	Read Cycle Time		20		25		35		40		45		ns
tAA	Address to Data Valid			20		25		35		40		45	ns
^t OHA	Output Hold from Address	Change	. 5		5		5		5		5		ns
tACE	CE LOW to Data Valid	7C168A		20		25		35		40		45	ns
ACE	CE LOW to Bata vand	7C169A	,	12		15		. 25		25			. ns
tLZCE	CE LOW to Low Z[7, 12]		5		5		5		5		5		ns
tHZCE	CE HIGH to High Z[6, 7]			8		10		15		15		15	ns
tpU	CE LOW to Power Up (7C)	(68A)	0		0		0				0		ns
tPD	CE HIGH to Power Down	(7C168A)		20		20		20		20		25	ns
tRCS	Read Command Set-up		0		0		0		0		0		ns
t _{RCH}	Read Command Hold		0		0		0		0		0		ns
WRITE CY	CLE[8]									-			
twc	Write Cycle Time		20		20		25		35		40		ns
tSCE	CE LOW to Write End		15		20		25		30		30		ns
t _{AW}	Address Set-up to Write En	d	15		20		25		30		30		ns
tHA	Address Hold from Write E	nd	0		0		0		0		0		ns
t _{SA}	Address Set-up to Write Sta	rt	0		0		0		0		0		ns
tpwE	WE Pulse Width		15		15		20		20		20		ns
t _{SD}	Data Set-up to Write End		10		10		15		15		15		ns
tHD	Data Hold from Write End		0		0		0		0		0		ns
tLZWE	WE HIGH to Low Z ^[7]		7		7		10		15		15		ns
tHZWE	WE LOW to High Z[6, 7]			5		5		5		5		5	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- t_{HZCE} and t_{HZWE} are tested with C_L = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE} transition LOW.
- 12. 3 ns min. for the CY7C169A.

Switching Waveforms

Read Cycle No. 1 (Notes 9, 10)




0162-9

0162-10




Switching Waveforms (Continued)


Read Cycle (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	I _{CC} mA	Ordering Code	Package Type	Operating Range
20	90	CY7C168A-20PC	P5	Commercial
		CY7C168A-20DC	D6	
		CY7C168A-20VC	V5	
25	90	CY7C168A-25PC	P5	Commercial
		CY7C168A-25DC	D6	
		CY7C168A-25LC	L51	
		CY7C168A-25VC	V5	
		CY7C168A-25DMB	D6_	Military
		CY7C168A-25LMB	L51	
35	90	CY7C168A-35PC	P5	Commercial
		CY7C168A-35DC	D6	
		CY7C168A-35LC	L51	
		CY7C168A-35VC	V5	
		CY7C168A-35DMB	D6	Military
		CY7C168A-35LMB	L51	
45	70	CY7C168A-45PC	P5	Commercial
		CY7C168A-45DC	D6	
		CY7C168A-45LC	L51	
		CY7C168A-45VC	V5	
		CY7C168A-45DMB	D6	Military
		CY7C168A-45LMB	L51	

Speed (ns)	I _{CC} mA	Ordering Code	Package Type	Operating Range
20	90	CY7C169A-20PC	P5	Commercial
		CY7C169A-20DC	D 6	
		CY7C169A-20VC	V 5	
25	90	CY7C169A-25PC	P5	Commercial
		CY7C169A-25DC	D 6	
		CY7C169A-25LC	L51	
		CY7C169A-25VC	V5	
		CY7C169A-25DMB	D 6	Military
		CY7C169A-25LMB	L51	
35	90	CY7C169A-35PC	P5	Commercial
		CY7C169A-35DC	D 6	
		CY7C169A-35LC	L51	
		CY7C169A-35VC	V5	
		CY7C169A-35DMB	D6	Military
		CY7C169A-35LMB	L51	
40	70	CY7C169A-40PC	P5	Commercial
		CY7C169A-40DC	D6	
		CY7C169A-40LC	L51	
		CY7C169A-40VC	V5	,
		CY7C169A-40DMB	D6	Military
		CY7C169A-40LMB	L51	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB1} [12]	1,2,3
I _{SB2} [12]	1,2,3

Note:

12. 7C168A only.

Switching Characteristics

Parameters	Subgroups				
READ CYCLE					
t _{RC}	7,8,9,10,11				
t _{AA}	7,8,9,10,11				
toha	7,8,9,10,11				
tACE	7,8,9,10,11				
t _{RCS}	7,8,9,10,11				
tRCH	7,8,9,10,11				
WRITE CYCLI	WRITE CYCLE				
twc	7,8,9,10,11				
tSCE	7,8,9,10,11				
t _{AW}	7,8,9,10,11				
tHA	7,8,9,10,11				
t _{SA}	7,8,9,10,11				
tpwE	7,8,9,10,11				
t_{SD}	7,8,9,10,11				
t _{HD}	7,8,9,10,11				

Document #: 38-00095



MUDUCION

4096 x 4 Static R/W RAM

Features

- CMOS for optimum speed/power
- High speed
 25 ns t_{AA}
 15 ns t_{ACS}
- Low active power
 495 mW (commercial)
- 660 mW (military)
 TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Output enable

Functional Description


The CY7C170 is a high performance CMOS static RAM organized as 4096 words x 4 bits. Easy memory expansion is provided by an active LOW chip select (CS), an active LOW output enable (OE), and three-state drivers.

Writing to the device is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the four input/output pins $(I/O_0 \text{ through } I/O_3)$ is written into the memory location specified on the address pins $(A_0 \text{ through } A_{11})$.

Reading the device is accomplished by taking chip select (CS) and output enable (OE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip select (CS) or output enable (OE) is HIGH, or write enable (WE) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

		7C170-25	7C170-35	7C170-45
Maximum Access Time (ns)		25	35	45
Maximum Operating	Commercial	90	90	90
Current (mA)	Military		120	120



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

(
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 22 to Pin 11)0.5V to $+7.0$ V
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0$ V
DC Input Voltage

Static Discharge Voltage	 >2001V
(Per MIL-STD-883 Metho	

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[4]	-55°C to +125°C	5V ± 10%

Parameters	Description	Test Condi	Test Conditions		7C170		
1 ai aineteis	Description	Test Condi	LIONS	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$			v	
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8$.0 mA		0.4	V	
V _{IH}	Input HIGH Voltage			2.0	v_{cc}	v	
v_{iL}	Input LOW Voltage			-3.0	0.8	v	
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	μΑ	
I _{OZ}	Output Leakage Current	GND≤ V _O ≤ V _{CC} Output Disabled		-50	+ 50	μΑ	
I _{OS}	Output Short ^[1] Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			-350	mA	
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90	mA	
	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military*		120	mA	

^{*-25, -35} and -45 only


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	4	ρF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	PI

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- See the last page of this specification for Group A subgroup testing information.
- 4. TA is the "instant on" case temperature.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT 167Ω OUTPUT O 0037-5




Figure 2



Switching Characteristics Over Operating Range [3, 5]


Parameters	Description	7C1	70-25	7C1	7C170-35		70-45	Units
Tarameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Cints
READ CYCL	E							
tRC	Read Cycle Time	25		35	}	45		ns
t _{AA}	Address to Data Valid		25		35		45	ns
toha	Data Hold from Address Change	3		3		3		ns
tACS	CS Low to Data Valid		15		25		30	ns
tDOE	OE LOW to Data Valid		15		15		20	ns
tLZOE	OE LOW to Low Z	0		0		0		ns
tHZOE	OE HIGH to High Z ^[6]		15		15		15	ns
tLZCS	CS LOW to Low Z ^[7]	3		5		5		ns
tHZCS	CE HIGH to High Z ^[6, 7]		15		20		25	ns
WRITE CYC	LE[8]							
twc	Write Cycle Time	25		35		40		ns
t _{SCS}	CS LOW to Write End	25		35		35		ns
t _{AW}	Address Set-up to Write End	20		30		35		ns
tHA	Address Hold from Write End	0		0		0		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tpwE	WE Pulse Width	20		30		35		ns
t _{SD}	Data Set-up to Write End	10		15		15		ns
tHD	Data Hold from Write End	0		0		3		ns
tHZWE	WE LOW to High Z		10		15		20	ns
tLZWE	WE HIGH to Low Z	6		6		6		ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified IoL/IOH and 30 pF load capacitance.
- thzoe, thzos and thzwe are tested with C_L = 5 pF as in Figure 1b.
 Transition is measured ±500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCS is less than tLZCS for all devices. These parameters are sampled and not 100% tested.
- 8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CS}=V_{IL}$ and $\overline{OE}=V_{IL}$. 11. Address valid prior to or coincident with \overline{CS} transition LOW.
- 12. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms


Read Cycle No. 1 (Notes 9, 10)






Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Notes 8, 12)



Write Cycle No. 2 (CS Controlled) (Notes 8, 12)



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range	
25	CY7C170-25PC	P9	Commercial	
	CY7C170-25DC	D10		
	CY7C170-25VC	V13		
35	CY7C170-35PC	P9	Commercial	
	CY7C170-35DC	D10		
	CY7C170-35VC	V13		
	CY7C170-35DMB	D10	Military	
45	CY7C170-45PC	P9	Commercial	
	CY7C170-45DC	D10		
	CY7C170-45VC	V13		
	CY7C170-45DMB	D10	Military	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v_{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha_	7,8,9,10,11
t _{ACS}	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCLI	€
twc	7,8,9,10,11
t _{SCS}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpWE	7,8,9,10,11
$t_{ m SD}$	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00035-E



4096 x 4 Static R/W RAM

Features

- CMOS for optimum speed/power
- High speed
 - 20 ns t_{AA}
 15 ns t_{ACS}
- Low active power
 - 495 mW (commercial)
 - 660 mW (military)
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Output enable
- VIH of 2.2V

Functional Description


The CY7C170A is a high performance CMOS static RAM organized as 4096 words x 4 bits. Easy memory expansion is provided by an active LOW chip select (CS), an active LOW output enable (OE), and three-state drivers.

Writing to the device is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the four input/output pins $(I/O_0$ through $I/O_3)$ is written into the memory location specified on the address pins $(A_0$ through $A_{11})$.

Reading the device is accomplished by taking chip select (CS) and output enable (OE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high impedance state when chip select (CS) or output enable (OE) is HIGH, or write enable (WE) is LOW.

A die coat is used to insure alpha immunity.



Selection Guide

		7C170A-20	7C170A-25	7C170A-35	7C170A-45
Maximum Access Time (ns)		20	25	35	45
Maximum Operating Current (mA)	Commercial	90	90	90	90
	Military		120	120	120

0149-6



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C
Supply Voltage to Ground Potential (Pin 22 to Pin 11)
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage $\dots -3.0V$ to $+7.0V$

Stati	ic Discharge Voltage	>2001V
(Per	MIL-STD-883 Method 3015)	

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	v _{cc}		
Commercial	0°C to +70°C	5V ±10%		
Military ^[4]	-55°C to +125°C	5V ± 10%		

Parameters	Description	Test Conditions		7C1	Units		
1 ar ameters	Description Test conditions		Min.	Max.	Cinto		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	2.4		V		
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$		0.4	v		
v_{IH}	Input HIGH Voltage		2.2	v_{cc}	v		
v_{IL}	Input LOW Voltage		-3.0	0.8	v		
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-10	+10	μΑ	
I _{OS}	Output Short ^[1] Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			-350	mA	
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90	mA	
icc	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military*		120	l max	

^{*-25, -35} and -45 only


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
CIN	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	4	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	7	P1


Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 3. See the last page of this specification for Group A subgroup testing information.
- 4. TA is the "instant on" case temperature.

AC Test Loads and Waveforms



Equivalent to:





Switching Characteristics Over Operating Range [3, 5]


Parameters	Description	7C170A-20		7C170A-25		7C170A-35		7C170A-45		Units
rarameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Omts
READ CYCI	LE									
t _{RC}	Read Cycle Time	20		25		35		. 45		ns
t _{AA}	Address to Data Valid		20		25		35		45	ns
tOHA	Data Hold from Address Change	5		5		5		5		ns
t _{ACS}	CS Low to Data Valid		15		15		25		30	ns
tDOE	OE LOW to Data Valid		10		12		15		20	ns
tLZOE	OE LOW to Low Z	3		3	1.1	3		3		ns
tHZOE	OE HIGH to High Z ^[6]		8		10		12		15	ns
tLZCS	CS LOW to Low Z ^[7]	5		5		5		5		ns
tHZCS	CE HIGH to High Z ^[6, 7]		8		10		15		15	ns
WRITE CYC	CLE[8]									
twc	Write Cycle Time	20		20		25		40		ns
t _{SCS}	CS LOW to Write End	15		20		25		30		ns
t _{AW}	Address Set-up to Write End	15		20		25		30		ns
t _{HA}	Address Hold from Write End	0		0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		0		ns
tpwE	WE Pulse Width	15		15		20		20		ns
t _{SD}	Data Set-up to Write End	10		10		15		15		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
tHZWE	WE LOW to High Z		7		7		10		15	ns
tLZWE	WE HIGH to Low Z	5		5		5		5		ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 6. tHZOS, tHZOS and tHZWE are tested with C_L = 5 pF as in Figure 1b.
 Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for all devices. These parameters are sampled and not 100% tested.
- 8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 11. Address valid prior to or coincident with CS transition LOW.
- 12. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms

Read Cycle No. 1 (Notes 9, 10)




0149-8




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Notes 8, 12)



Write Cycle No. 2 (CS Controlled) (Notes 8, 12)



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C170A-20PC	P9	Commercial
	CY7C170A-20DC	D10	
	CY7C170A-20VC	V13	
25	CY7C170A-25PC	P9	Commercial
	CY7C170A-25DC	D10	
	CY7C170A-25VC	V13	
	CY7C170A-25DMB	D10	Military
35	CY7C170A-35PC	P 9	Commercial
	CY7C170A-35DC	D10	
	CY7C170A-35VC	V13	
	CY7C170A-35DMB	D10	Military
45	CY7C170A-45PC	P9	Commercial
	CY7C170A-45DC	D10	
	CY7C170A-45VC	V13	
	CY7C170A-45DMB	D10	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
t _{ACS}	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
t _{SCS}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpwE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00096



4096 x 4 Static R/W RAM Separate I/O

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed
 25 ns t_{AA}
- Transparent Write (7C171)
- Low active power
 385 mW
- Low standby power
 83 mW
- TTL compatible inputs and outputs

 Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C171 and CY7C172 are high performance CMOS static RAMs organized as 4096 x 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 77% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW.

Data on the four input pins $(I_0 \text{ through } I_3)$ is written into the memory location specified on the address pins $(A_0 \text{ through } A_{11})$.

Reading the device is accomplished by taking chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.

The output pins stay in high impedance state when write enable (WE) is LOW (7C172 only), or chip enable (CE) is HIGH. A die coat is used to insure alpha immunity.



Selection Guide

			7C171-25 7C172-25	7C171-35 7C172-35	7C171-45 7C172-45
Maximum Access Time (n	Maximum Access Time (ns)			35	45
Maximum Operating	STD	Commercial	90	90	70
Current (mA)	310	Military		90	70



Maximum Ratings

(Above which the useful life may	y be impaired. For user guideline	es, not tested.)
Storage Temperature	65°C to +150°C	Static Discharge Voltage

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage to Ground Potential

DC Voltage Applied to Outputs

 Operating Range

(Per MIL-STD-883 Method 3015)

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[2]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[3]

Parameters	Description Test Conditions		7C171-25 7C172-25		7C171-35 7C172-35		7C171-45 7C172-45		Units	
					Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	= -4.0 mA	2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 mA		0.4		0.4		0.4	V
v_{IH}	Input HIGH Voltage		2.2		2.2		2.2		V	
v_{IL}	Input LOW Voltage		-3.0	0.8	-3.0	0.8	-3.0	0.8	V	
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+ 10	-10	+10	-10	+10	μΑ	
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled	-50	+ 50	-50	+ 50	-50	+ 50	μΑ	
I _{OS}	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT}$		-350		-350		-350	mA	
T	V _{CC} Operating	$V_{CC} = Max.$	Commercial		90		90		70	mA
I_{CC}	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		90		90		70	11111
т	Automatic CE	Max. V _{CC} ,	Commercial		20		20		15	mA
I_{SB_1}	Power Down Current	$\overline{CE} \geq V_{IH}$	Military		40		20		20	1117
T-	Automatic CE	Max. V _{CC} ,	Commercial		15		15		15	mA
I_{SB_2}	Power Down Current	$\overline{CE} \ge V_{CC} - 0.3V$ Military			20		20		20	,A

Capacitance^[4]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	4	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	7	pF

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. TA is the "instant on" case temperature.

- 3. See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

167Ω

OUTPUT O 1.73 V 0051-5



Switching Characteristics Over Operating Range [3, 5]


Parameters	Description	7C171-25 7C172-25		7C171-35 7C172-35		7C171-45 7C172-45		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E						,	
tRC	Read Cycle Time	25		35		45		ns
t _{AA}	Address to Data Valid		25		35	į.	45	ns
toha	Output Hold from Address Change	3		3		3		ns
tACE	CE LOW to Data Valid		25		35		45	ns
t _{LZCE}	CE LOW to Low Z ^[7]	5		5		5		ns
tHZCE	CE HIGH to High Z ^[6, 7]		15		20		20	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		25		25		30	ns
t _{RCS}	Read Command Set-up	0		0		0		ns
t _{RCH}	Read Command Hold	0		0		0		ns
WRITE CYC	TE[8]		·	•				
twc	Write Cycle Time	25		35		40		ns
t _{SCE}	CE LOW to Write End	25		30		35		ns
t _{AW}	Address Set-up to Write End	20		30		35		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns
tPWE	WE Pulse Width	20		25		30		ns
t _{SD}	Data Set-up to Write End	10		15		15		ns
t _{HD}	Data Hold from Write End	0		0		3		ns
t _{LZWE}	WE HIGH to Low Z ^[7] (7C172)	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[6, 7] (7C172)		10		15		20	ns
t _{AWE}	WE LOW to Data Valid (7C171)		25		30		35	ns
t _{ADV}	Data Valid to Output Valid (7C171)		25		30		35	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- 6. tHZCE and tHZWE are tested with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

Switching Waveforms

Read Cycle No. 1 (Notes 9, 10)




0051-10




Switching Waveforms (Continued)


Read Cycle (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state (7C172).





Typical DC and AC Characteristics

























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C171-25PC	P13	Commercial
	CY7C171-25DC	D14	
	CY7C171-25LC	L64	
	CY7C171-25VC	V13	
35	CY7C171-35PC	P13	Commercial
	CY7C171-35DC	D14	
}	CY7C171-35LC	L64	
	CY7C171-35VC	V13	
	CY7C171-35DMB	D14	Military
	CY7C171-35LMB	L64	
45	CY7C171-45PC	P13	Commercial
	CY7C171-45DC	D14	
	CY7C171-45LC	L64	
	CY7C171-45VC	V13	
	CY7C171-45DMB	D14	Military
	CY7C171-45LMB	L64	

Speed (ns)	Ordering Code	Package Type	Operating Range	
25	25 CY7C172-25PC		Commercial	
Į	CY7C172-25DC	D14]	
	CY7C172-25LC	L64		
_	CY7C172-25VC	V13]	
35	CY7C172-35PC	P13	Commercial	
	CY7C172-35DC	D14		
į	CY7C172-35LC	L64	1	
	CY7C172-35VC	V13]	
Ì	CY7C172-35DMB	D14	Military	
Ì	CY7C172-35LMB	L64		
45	CY7C172-45PC	P13	Commercial	
	CY7C172-45DC	D14	1	
	CY7C172-45LC	L64		
	CY7C172-45VC	V13	1	
ļ	CY7C172-45DMB	D14	Military	
	CY7C172-45LMB	L64]	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
${ m v_{IH}}$	1,2,3
VIL Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I _{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
t _{ACE}	7,8,9,10,11
trcs	7,8,9,10,11
trch	7,8,9,10,11
WRITE CYCLE	
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpWE	7,8,9,10,11
t_{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
t _{AWE} [12]	7,8,9,10,11
t _{ADV} [12]	7,8,9,10,11

Note:

12. 7C171 only.

Document #: 38-00036-E



4096 x 4 Static R/W RAM Separate I/O

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed
 20 ns t_{AA}
- Transparent Write (7C171A)
- Low active power
 375 mW
- Low standby power
 93 mW
- TTL compatible inputs and outputs

 Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C171A and CY7C172A are high performance CMOS static RAMs organized as 4096 x 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 77% when deselected.

Writing to the device is accomplished when the chip enable ($\overline{\text{CE}}$) and write enable ($\overline{\text{WE}}$) inputs are both LOW.

Data on the four input pins $(I_0 \text{ through } I_3)$ is written into the memory location specified on the address pins $(A_0 \text{ through } A_{11})$.

Reading the device is accomplished by taking chip enable (\overline{CE}) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.

The output pins stay in high impedance state when write enable (\overline{WE}) is LOW (7C172A only), or chip enable (\overline{CE}) is HIGH. A die coat is used to insure alpha immunity.

24 V_{CC} 23 A₃ 22 A₂ 21 A₁ 20 A₀ 19 I₀

18 | 1₁ 17 | 0₀ 16 | 0₁


15 02

14 🗖 03

13 🗖 WE

0148-2

0148-3



Selection Guide

			7C171A-20 7C172A-20	7C171A-25 7C172A-25	7C171A-35 7C172A-35	7C171A-45 7C172A-45
Maximum Access Time	(ns)		20	25	35	45
Maximum Operating	STD	Commercial	80	70	70	50
Current (mA)	510	Military		80	70	70



Maximum Ratings

(Above which	the useful life may	be impaired. For user	guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs
in High Z State -0.5 V to $+7.0$ V
DC Input Voltage3.0V to +7.0V

Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015)	
Latch-up Current	. > 200 mA

Operating Range

Range	Range Ambient Temperature	
Commercial	0°C to +70°C	5V ± 10%
Military ^[2]	-55°C to +125°C	5V ±10%

Parameters	Description	Test Conditions				7C171A-25 7C172A-25						
	•			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	0 mA	2.4		2.4		2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 n$	nA		0.4		0.4		0.4		0.4	V
v_{IH}	Input HIGH Voltage			2.2		2.2		2.2		2.2		V
v_{IL}	Input LOW Voltage				0.8	-3.0	0.8	-3.0	0.8	- 3.0	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+ 10	-10	+10	-10	+10	-10	+ 10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-10	+ 10	-10	+ 10	-10	+10	-10	+ 10	μΑ
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-350		- 350		-350		- 350	mA
_	V _{CC} Operating	$V_{CC} = Max.$	Commercial		80		70		70		50	mA
I_{CC}	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				80		70		70	
_	Automatic CE	Max. V_{CC} , $\overline{CE} \geq V_{IH}$	Commercial		40		20		20		20	mA
I_{SB_1}	Power Down Current	Min. Duty Cycle = 100%	Military				20		20		20	11121
In	Automatic CE	$\begin{array}{l} \text{Max. V}_{\text{CC}}, \\ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V} \end{array}$	Commercial		20		20		20		20	mA
I_{SB_2}	Power Down Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Military				20		20		20	шА

Capacitance^[4]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	7	pF

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. TA is the "instant on" case temperature.

- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [3, 5]


Description		1A-20 2A-20		1A-25 2A-25		1A-35 2A-35		1A-45 2A-45	Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
E									
Read Cycle Time	20		25		35		45		ns
Address to Data Valid		20		25		35		45	ns
Output Hold from Address Change	5		5		5		5		ns
CE LOW to Data Valid		20		25		35		45	ns
CE LOW to Low Z ^[7]	5		5		5		5		ns
CE HIGH to High Z ^[6, 7]		8		10		15		15	ns
CE LOW to Power Up	0		0		0		0		ns
CE HIGH to Power Down		20		20		20		25	ns
Read Command Set-up	0		0		0		0		ns
Read Command Hold	0		0		0		0		ns
LE[8]			<u> </u>						h
Write Cycle Time	20		20		25		40		ns
CE LOW to Write End	15		20		25		30		ns
Address Set-up to Write End	15		20		25		30		ns
Address Hold from Write End	0		0		0		0		ns
Address Set-up to Write Start	0		0		0		0		ns
WE Pulse Width	15		15		20		20		ns
Data Set-up to Write End	10		10		15		15		ns
Data Hold from Write End	0		0		. 0		0		ns
WE HIGH to Low Z ^[7] (7C172)	5		5		5		5		ns
WE LOW to High Z ^[6, 7] (7C172)		7		7		10		15	ns
WE LOW to Data Valid (7C171)		20		25		30		35	ns
Data Valid to Output Valid (7C171)		20		25		30		35	ns
	Read Cycle Time Address to Data Valid Output Hold from Address Change CE LOW to Data Valid CE LOW to Low Z ^[7] CE HIGH to High Z ^[6, 7] CE HIGH to Power Up CE HIGH to Power Down Read Command Set-up Read Command Hold LE [8] Write Cycle Time CE LOW to Write End Address Set-up to Write End Address Hold from Write End Address Set-up to Write Start WE Pulse Width Data Set-up to Write End Data Hold from Write End WE HIGH to Low Z ^[7] (7C172) WE LOW to High Z ^[6, 7] (7C172)	Min.	Read Cycle Time 20 Address to Data Valid 20 Output Hold from Address Change 5 CE LOW to Data Valid 20 CE LOW to Low Z ^[7] 5 CE HIGH to High Z ^[6, 7] 8 CE LOW to Power Up 0 CE HIGH to Power Down 20 Read Command Set-up 0 Read Command Hold 0 LE[8] Write Cycle Time CE LOW to Write End 15 Address Set-up to Write End 0 Address Hold from Write End 0 Address Set-up to Write End 10 Data Set-up to Write End 0 WE Pulse Width 15 Data Hold from Write End 0 WE HIGH to Low Z ^[7] (7C172) 5 WE LOW to High Z ^[6, 7] (7C172) 7 WE LOW to Data Valid (7C171) 20	Min. Max. Min. E Read Cycle Time 20 25 Address to Data Valid 20 5 Output Hold from Address Change 5 5 CE LOW to Data Valid 20 5 CE LOW to Low Z ^[7] 5 5 CE HIGH to High Z ^[6, 7] 8 6 CE LOW to Power Up 0 0 CE HIGH to Power Down 20 0 Read Command Set-up 0 0 Read Command Hold 0 0 LE[8] 20 20 Write Cycle Time 20 20 CE LOW to Write End 15 20 Address Set-up to Write End 15 20 Address Hold from Write End 0 0 Address Set-up to Write Start 0 0 WE Pulse Width 15 15 Data Set-up to Write End 10 10 Data Hold from Write End 0 0 WE LOW to High Z ^[6, 7] (7C172) 5 5	Min. Max. Min. Max. E Read Cycle Time 20 25 25 Address to Data Valid 20 25 25 Output Hold from Address Change 5 5 5 CE LOW to Data Valid 20 25 5 CE LOW to Low Z[7] 5 5 5 CE HIGH to High Z[6, 7] 8 10 10 CE LOW to Power Up 0 0 0 CE HIGH to Power Down 20 20 20 Read Command Set-up 0 0 0 Read Command Hold 0 0 0 LE[8] Write Cycle Time 20 20 20 CE LOW to Write End 15 20 Address Set-up to Write End 0 0 Address Set-up to Write Start 0 0 0 WE Pulse Width 15 15 15 Data Set-up to Write End 10 10 10 Data Hold from Write End 0 0	Min. Max. Min. Max. Min. E Read Cycle Time 20 25 35 Address to Data Valid 20 25 5 Output Hold from Address Change 5 5 5 CE LOW to Data Valid 20 25 5 CE LOW to Low Z ^[7] 5 5 5 5 CE HIGH to High Z ^[6, 7] 8 10 0 0 0 CE HIGH to Power Up 0	Min. Max. Min. Max. Min. Max. E Read Cycle Time 20 25 35 35 Address to Data Valid 20 25 35 35 Output Hold from Address Change 5 5 5 5 5 5 5 35 20 20 20 20 20 20 20	Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. E	Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- 6. $t_{\rm HZCE}$ and $t_{\rm HZWE}$ are tested with $C_{\rm L}=5$ pF as in Figure 1b. Transition is measured $\pm\,500$ mV from steady state voltage.
- 7. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{\text{CE}} = V_{\text{IL}}$.
- 11. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

Switching Waveforms

Read Cycle No. 1 (Notes 9, 10)




0148-7

0148-10




Switching Waveforms (Continued)


Read Cycle (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)




Write Cycle No. 2 (CE Controlled) (Note 8)





Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state (7C172A).





Typical DC and AC Characteristics























0148-11



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C171A-20PC	P13	Commercial
	CY7C171A-20DC	D14	
	CY7C171A-20LC	L64	i i
	CY7C171A-20VC	V13	
25	CY7C171A-25PC	P13	Commercial
	CY7C171A-25DC	D14	
	CY7C171A-25LC	L64	
	CY7C171A-25VC	V13	
	CY7C171A-25DMB	D14	Military
	CY7C171A-25LMB	L64	
35	CY7C171A-35PC	P13	Commercial
	CY7C171A-35DC	D14	
	CY7C171A-35LC	L64	
	CY7C171A-35VC	V13	
	CY7C171A-35DMB	D14	Military
	CY7C171A-35LMB	L64	
45	CY7C171A-45PC	P13	Commercial
	CY7C171A-45DC	D14	
	CY7C171A-45LC	L64	
	CY7C171A-45VC	V13	
	CY7C171A-45DMB	D14	Military
	CY7C171A-45LMB	L64	

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C172A-20PC	P13	Commercial
	CY7C172A-20DC	D14	
	CY7C172A-20LC	L64	
	CY7C172A-20VC	V13	
25	CY7C172A-25PC	P13	Commercial
	CY7C172A-25DC	D14	
	CY7C172A-25LC	L64	
	CY7C172A-25VC	V13	
	CY7C172A-25DMB	D14	Military
	CY7C172A-25LMB	L64	
35	CY7C172A-35PC	P13	Commercial
	CY7C172A-35DC	D14	
Ì	CY7C172A-35LC	L64	
	CY7C172A-35VC	V13	
	CY7C172A-35DMB	D14	Military
	CY7C172A-35LMB	L64	
45	CY7C172A-45PC	P13	Commercial
	CY7C172A-45DC	D14	
	CY7C172A-45LC	L64	
	CY7C172A-45VC	V13	
	CY7C172A-45DMB	D14	Military
	CY7C172A-45LMB	L64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3
I_{SB1}	1,2,3
I _{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
t _{ACE}	7,8,9,10,11
t _{RCS}	7,8,9,10,11
trch	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
tSCE	7,8,9,10,11
t _{AW}	7,8,9,10,11
tHA	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
t _{AWE} [12]	7,8,9,10,11
t _{ADV} [12]	7,8,9,10,11

Note

12. 7C171A only.

Document #: 38-00104



2 x 4096 x 16 Cache RAM

Features

- Pin programmable into direct mapped or two-way set associative format
- CMOS for optimum speed/ power
- High speed-25 ns
- Common I/O
- Internal address latch
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge
- Compatible with Intel 82385 Cache Controller

Functional Description


The CY7C183 and CY7C184 are high performance monolithic CMOS static RAMs which contain 128K bits organized into either two, two-way set associative blocks of 4K x 16 RAM, or one directly mapped 8K x 16-bit RAM.

They are designed specifically for use with the Intel 82385 Cache Controller. and their addresses are latched on the falling edge of the Address Latch Enable (ALE) signal. When ALE is HIGH, the latch is transparent. The CY7C183 has all address bits latched by the ALE signal except A₁₂, which is unlatched. A₁₂, which bypasses the latch, has a faster access time. All address bits are latched by the ALE signal in the CY7C184. The mode pin controls whether they are configured as direct mapped 8K x 16 or two-way set associative 2 x 4K x 16 RAMs. When mode is HIGH, the circuits are placed in the two-way mode. In the two-way mode, the upper address bit, A₁₂ is a "don't care", and is externally wired to ground. When mode is LOW, the circuits are placed in the direct mode.

Writing is accomplished, in the twoway mode, by taking \overline{CE} LOW and by inserting the respective \overline{CS}_X and \overline{WE}_X signals LOW. \overline{CS}_0 enables bits D_0-D_7 while \overline{CS}_1 enables bits D_8-D_{15} . \overline{WE}_A enables cache bank A, and \overline{WE}_B enables cache bank B to receive whatever data resides on the data bus. \overline{OE}_A and \overline{OE}_B similarly enable cache banks A and B, respectively, to drive the data bus.

Writing is accomplished, in the direct mode, by tying \overline{WE}_A and \overline{WE}_B together externally, and using A_{12} to determine which 4K x 16 memory bank is selected.

Reading is accomplished, in the two-way mode, by taking \overline{CE} LOW, inserting the respective \overline{OE}_X and \overline{CS}_X signals LOW, and the respective \overline{WE}_X signal HIGH. The contents of the memory location specified on the address pins will appear on the 16 outputs. Activation of \overline{OE}_A and \overline{OE}_B simultaneously will cause both banks to be deselected. Reading is accomplished, in the direct mode, by tying \overline{OE}_A and \overline{OE}_B together externally. A_{12} will determine which 4K x 16 memory bank is enabled.



Selection Guide

		7C183-25 7C184-25	7C183-35 7C184-35	7C183-45 7C184-45
Maximum Address Access Time (ns)	Commercial	25	35	45
	Military		35	45
Maximum Output Enable	Commercial	10	14	16
Access Time (ns)	Military		14	16
Maximum Operating	Commercial	220	170	140
Current (mA)	Military		200	160



Maximum Ratings (Above which the useful life may be impaired. For user guid
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (LOW)20 mA

idelines	, not tested.)	
C	Static Discharge Voltage>2001V (Per MIL-STD-883 Method 3015)	
C	Latch-up Current >200 mA	

Operating Range

Range	Ambient Temperature	V _{CC}	
Commercial	0°C to +70°C	5V ± 10%	
Military	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over Operating Range

Parameters	Description	Test Cond	7C183-25 7C184-25		7C183-35 7C184-35		7C183-45 7C184-45		Units	
			Min.	Max.	Min.	Max.	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	- 1.0 mA	2.4		2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	4.0 mA		0.4		0.4		0.4	v
V _{IH}	Input HIGH Voltage		2.2	V _{CC}	2.2	V _{CC}	2.2	v_{cc}	v	
v_{IL}	Input LOW Voltage		-3.0	0.8	-3.0	0.8	-3.0	0.8	V	
I _{IX}	Input Load Current	$GND < V_I < V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
I_{OZ}	Output Leakage Current	GND < V _O < V _{CC} , Output Disabled		-10	+10	-10	+10	-10	+10	μΑ
Ios	Output Short Circuit Current[1]	$V_{CC} = Max.,$ $V_{OUT} = GND$			-350		-350		-350	mA
I _{CC} V _{CC} Operating		$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mA}$	Commercial		220		170		140	mA
Sup	Supply Current	Duty Cycle = 45% Single Way Write	Military				200		160	

Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C_{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1 \text{ MHz}$	5	рF
C_{OUT}	Output Capacitance	$V_{\rm CC} = 5.0V^{[3]}$	8	p r

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.

- 4. See the last page of this specification for Group A subgroup testing information.
- 5. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 100 pF load capacitance.

AC Test Loads and Waveforms




Figure 1a

INCLUDING JIG AND 0145-4

Figure 1b





Figure 2. All Input Pulses

Equivalent to:



0145-6



Switching Characteristics Over Operating Range [4, 5]

Parameters	Description	7C183-25 7C184-25		7C183-35 7C184-35		7C183-45 7C184-45		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E							
tRC	Read Cycle Time	25		35		45		ns
t _{AA}	Address to Data Valid		25		35		45	ns
t _{AA} A ₁₂ [12]	Address to Data Valid A ₁₂		17		25		35	ns
tCE	Chip Enable to Data Valid		12		15		20	ns
tCS	Chip Select to Data Valid		12		15		20	ns
toE	Output Enable to Data Valid		10		14		16	ns
tOH	Output Hold from Address Change	3		3		3		ns
tLZCE	Chip Enable to Low Z ^[7]	3		3		3		ns
tLZOE	Output Enable to Low Z ^[7, 8]	0		0		0		ns
tHZCE	Chip Enable to High Z		15		25		30	ns
tHZOE	Output Enable to High Z		9		10		12	ns
tPALE	ALE Pulse Width		8		10		12	ns
tSALE	Address Set-up to ALE Low		4		6		8	ns
tHALE	Address Hold from ALE Low		4		4		4	ns
WRITE CYC	LE[8]		_					
twc	Write Cycle Time	25		35		45		ns
t _{AW}	Address Set-up to Write End	20		30		40		ns
tsce	Chip Enable to Write End	20		25		30		ns
t _{SCS}	Chip Select to Write End	20		25		30		ns
t_{SD}	Data Set-up to Write End	10		10		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
tpwE	Write Enable Pulse Width	20		25		30		ns
t _{SA}	Address Set-up to Write Enable	0		0		0		ns
t _{HA}	Address Hold from Write Enable	2		2		2		ns
tLZWE	Write Enable HIGH to Low Z ^[7]	3		3		3		ns
tHZWE	Write Enable LOW to High Z ^[7, 8]		15		15		20	ns
tPALE	ALE Pulse Width		8		10		12	ns
tSALE	Address / CE Set-up to ALE Low		4		6		8	ns
tHALE	Address / CE Hold from ALE Low		4		4		4	ns

Notes:

^{6.} tHZCE and tLZCE are specified with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.

^{7.} The internal write time of the memory is defined by the overlap of CE, CS_X, and WE_X. All signals must be LOW to initiate a write and any signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

^{8.} Both \overline{WE}_A and \overline{WE}_B must be HIGH for read cycle.

^{9.} Device is continuously selected, $\overline{\text{CE}}$ and $\overline{\text{CS}}$ are LOW.

^{10.} Address valid prior to or coincident with \overline{CE} transition LOW.


^{11.} OE is selected (LOW).

^{12.} CY7C183 only.




Switching Waveforms


Read Cycle No. 1[9, 10, 12]



Read Cycle No. 2[9, 10, 12]




Read Cycle No. 3[9]






Switching Waveforms (Continued)

Write Cycle No. 1 (WE Controlled)





Write Cycle No. 1 (CE, CS Controlled)






Pin Configurations







0145-13



Truth Tables

Two-Way Mode (MODE = HIGH)

CE	CS ₀	CS ₁	OEA	OEB	WEA	WEB	Operation	
Н	X	X	X	X	X	X	Outputs Hi-Z, Write Disabled	
L	Н	Н	X	X	X	X	Outputs Hi-Z, Write Disabled	
X	X	X	Н	Н	X	X	Outputs Hi-Z	
X	X	X	L	L	X	X	Outputs Hi-Z	
L_	L	Н	L	H	Н	Н	Read I/O ₀ -I/O ₇ Way A	
L	L	Н	Н	L	Н	Н	Read I/O ₀ -I/O ₇ Way B	
L	Н	L	L	H	Н	Н	Read I/O ₈ -I/O ₁₅ Way A	
L	Н	L	H	L	Н	Н	Read I/O ₈ -I/O ₁₅ Way B	
L	L	L	L	H	Н	Н	Read I/O ₀ -I/O ₁₅ Way A	
L	L	L	Н	L	Н	Н	Read I/O ₀ -I/O ₁₅ Way B	
L	L	H	X	X	L	Н	Write I/O ₀ -I/O ₇ Way A	
L	L	H	X	X	Н	L	Write I/O ₀ -I/O ₇ Way B	
L	H.	L	X	X	L	Н	Write I/O ₈ -I/O ₁₅ Way A	
L	Н	L	X	X	Н	L	Write I/O ₈ -I/O ₁₅ Way B	
L	L	L	X	X	L	Н	Write I/O ₀ -I/O ₁₅ Way A	
L	L	L	X	х	Н	L	Write I/O ₀ -I/O ₁₅ Way B	
L	L	Н	Х	X	L	L	Write I/O ₀ –I/O ₇ Way A & B	
L	Н	L	Х	X	L	L	Write I/O ₈ -I/O ₁₅ Way A & B	
L	L	L	Х	Х	L	L	Write I/O ₀ -I/O ₁₅ Way A & B	

Direct Mode (MODE = LOW)

11 000 11101	ue (IIIODE	2011)					
CE	CS ₀	CS ₁	OEA	OE _B	WEA	WEB	Operation
Н	X	X	X	X	X	Х	Outputs Hi-Z, Write Disabled
L	Н	Н	X	X	X	X	Outputs Hi-Z, Write Disabled
Х	X	X	Н	Н	X	X	Outputs Hi-Z
L	L	Н	L	L	Н	Н	Read I/O ₀ -I/O ₇
L	Н	L	L	L	Н	Н	Read I/O ₈ -I/O ₁₅
L	L	L	L	L	Н	Н	Read I/O ₀ -I/O ₁₅
L	L	Н	X	X	L	L	Write I/O ₀ -I/O ₇
L	Н	L	X	X	L	L	Write I/O ₈ -I/O ₁₅
L	L	L	X	X	L	L	Write I/O ₀ -I/O ₁₅

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range			
25	CY7C183-25DC	CY7C183-25DC D26				
	CY7C183-25JC	CY7C183-25JC J69				
35	CY7C183-35DC	CY7C183-35DC D26				
	CY7C183-35JC	CY7C183-35JC J69				
	CY7C183-35DMB	D26	Military			
	CY7C183-35LMB	L68				
45	CY7C183-45DC	D26	Commercial			
	CY7C183-45JC	J69				
	CY7C183-45DMB	D26	Military			
	CY7C183-45LMB	L68				

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C184-25DC	D26	Commercial
1	CY7C184-25JC	J69	
35	CY7C184-35DC	D26	
1	CY7C184-35JC	J69	
1	CY7C184-35DMB	D26	Military
	CY7C184-35LMB	L68	
45	CY7C184-45DC	D26	Commercial
}	CY7C184-45JC	J69]
	CY7C184-45DMB	D26	Military
	CY7C184-45LMB	L68	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
$\mathbf{I}_{ ext{IX}}$	1,2,3
I _{OZ}	1,2,3
I _{OS}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups				
READ CYCLE	READ CYCLE				
t _{RC}	7,8,9,10,11				
t _{AA}	7,8,9,10,11				
toha	7,8,9,10,11				
tACE	7,8,9,10,11				
toE	7,8,9,10,11				
WRITE CYCL	E				
twc	7,8,9,10,11				
tSCE	7,8,9,10,11				
t _{AW}	7,8,9,10,11				
t _{HA}	7,8,9,10,11				
t _{SA}	7,8,9,10,11				
tPWE	7,8,9,10,11				
t _{SD}	7,8,9,10,11				
t _{HD}	7,8,9,10,11				

Document #: 38-00090



8192 x 8 Static RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed-12 ns
- Low active power
 550 mW at 40 MHz
- Low standby power
 150 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


Functional Description

The CY7C185 and CY7C186 are high performance CMOS static RAMs organized as 8192 words by 8 bits. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Easy memory expansion is provided by an active LOW chip enable $(\overline{CE_1})$, an active HIGH chip enable ($\overline{\text{CE}}_2$), and active LOW output enable ($\overline{\text{OE}}$) and threestate drivers. Both devices have an automatic power-down feature (CE₁), reducing the power consumption by 75% when deselected. The CY7C185 is in the space saving 300 mil wide DIP package and leadless chip carrier. The CY7C186 is in the standard 600 mil wide package.

An active LOW write enable signal (WE) controls the writing/reading

operation of the memory. When $\overline{CE_1}$ and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₂). Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{CE_1}$ and \overline{OE} active LOW, $\overline{CE_2}$ active HIGH, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

		7C185-12 7C186-12	7C185-15 7C186-15
Maximum Access Time (ns)		12	15
Maximum Operating Current (mA)	Commercial	125	120
waxiiiuiii Operating Current (inA)	Military	155	145
Maximum Standby Current (mA)	Commercial	30	30
Waxiiidiii Standoy Current (IIIA)	Military	50	50



Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

miles as the following of the same guidence, not become,
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14)0.5V to +7.0V
DC Voltage Applied to Outputs
in High Z State $-0.5V$ to $+7.0V$
Input Voltage [14] $\dots -3.0$ V to $+7.0$ V
Output Current into Outputs (Low)

CA-	tia Diaghanas Waltana	> 200117
Sta	tic Discharge Voltage	/ 2001 V
(\mathbf{p}_{a})	er MII -STD-883 Method 3015)	

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Conditions		7C185-12 7C186-12		7C185-15 7C186-15		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-4.0 mA	2.4	}	2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 mA		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	v
V _{IL}	Input LOW Voltage[14]			-0.5	0.8	-0.5	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	10	-10	10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$ Output Disabled	-10	+ 10	-10	+10	μΑ	
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300	mA
I _{CC1}	V _{CC} Operations Supply	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mA}$	Commercial		110		110	4
•	Зирргу	f = 40 MHz	Military		135		135	mA
Inc	V _{CC} Operating	$V_{CC} = Max.$	Commercial		125		120	mA
I_{CC_2}	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		155		145	l IIIA
I _{SB} Automatic $\overline{\text{CE}}_1$ Power Down Current	Automatic CE ₁	$\begin{array}{c c} & \text{Max. } V_{CC}, \\ \text{tic } \overline{CE_1} & \overline{CE_1} \ge V_{IH}, \end{array}$	Commercial		30		30	mA
	Min. Duty Cycle = 100% Military	Military		50		50	,	


Capacitance^[2]

Parameters	Description	Test Conditions	Max.[13]	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7) pr

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4, 5]

Parameters	Description		85-12 86-12	7C185-15 7C186-15		Units
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	12		15		ns
t _{AA}	Address to Data Valid		12		15	ns
toha	Data Hold from Address Change	3		3		ns
t _{ACE1}	CE ₁ LOW to Data Valid		12		15	ns
t _{ACE2}	CE ₂ HIGH to Data Valid		12		15	ns
tDOE	OE LOW to Data Valid		10		10	ns
tLZOE	OE LOW to Low Z	3		3		ns
tHZOE	OE HIGH to High Z ^[6]		8		8	ns
tLZCE1	CE ₁ LOW to Low Z ^[7]	3		5		ns
tLZCE2	CE ₂ HIGH to Low Z	E ₂ HIGH to Low Z 3		3		ns
tHZCE	CE ₁ HIGH to High Z[6, 7]		8		8	ns
tPU	CE ₁ LOW to Power Up	0		0		ns
tPD	CE ₁ HIGH to Power Down 12		12		15	ns
WRITE CYCL	E[8]					
twc	Write Cycle Time	12		15		ns
t _{SCE1}	CE ₁ LOW to Write End	10		12		ns
t _{SCE2}	CE ₂ HIGH to Write End	10		12		ns
tAW	Address Set-up to Write End	10		12		ns
tHA	Address Hold from Write End	0		0		ns
tsa	Address Set-up to Write Start	0		0		ns
tPWE	WE Pulse Width	10		12		ns
t _{SD}	Data Set-up to Write End	10		10		ns
tHD	Data Hold from Write End	0		0		ns
tHZWE	WE LOW to High Z ^[6]		7		7	ns
t _{LZWE}	WE HIGH to Low Z	5		5		ns


- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OI}/I_{OH} and $C_L=30$ pF load capacitance for 15 ns I_{OH} devices and $C_L=20$ pF load capacitance for 12 ns t_{AA} devices.
- 6. t_{HZOE} , t_{HZCE} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured \pm 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCE is less than tLZCE for any given device.
- The internal write time of the memory is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. Both signals must be LOW

to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$. $CE_2 = V_{IH}$.
- 11. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 12. Data I/O is HIGH impedance if $\overline{OE} = V_{IH}$.
- 13. For all packages except cerdip (D22, D16) which has maximums of C_{IN} = 10 pF, C_{OUT} = 12 pF.
 14. V_{IL} (min.) = -3.0V for pulse width < 20 ns.

Switching Waveforms

Read Cycle No. 1 (Notes 10, 11)



0147-9


0147-10

0147-11




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Notes 8, 12)



Write Cycle No. 2 (CE Controlled) (Notes 8, 12)



Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

CE ₁	CE ₂	WE	ŌĒ	Input/Outputs	Mode
Н	X	X	X	High Z	Deselect Power Down
X	L	X	X	High Z	Deselect
L	Н	Н	L	Data Out	Read
L	H	L	X	Data In	Write
L	Н	Н	Н	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7C185-12PC	P21	Commercial
	CY7C185-12VC	V21	
	CY7C185-12DC	D22	
	CY7C185-12LC	L54	
	CY7C185-12DMB	D22	Military
	CY7C185-12LMB	L54	
15	CY7C185-15PC	P21	Commercial
	CY7C185-15VC	V21	
	CY7C185-15DC	D22]
	CY7C185-15LC	L54	
	CY7C185-15DMB	D22	Military
	CY7C185-15LMB	L54	

Speed (ns)	Ordering Code Package Type		Operating Range
12	CY7C186-12PC	P21	Commercial
	CY7C186-12DC	D22	
	CY7C186-12DMB	D22	Military
15	CY7C186-15PC	P21	Commercial
	CY7C186-15DC	D22	
	CY7C186-15DMB	D22	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{AA}	7,8,9,10,11
tOHA	7,8,9,10,11
t _{ACE1}	7,8,9,10,11
t _{ACE2}	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCL	E
t _{SCE1}	7,8,9,10,11
t _{SCE2}	7,8,9,10,11
t_{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
t _{PWE}	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-A-00016



8192 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed-20 ns
- Low active power
 550 mW
- Low standby power 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


Functional Description

The CY7C185 and CY7C186 are high performance CMOS static RAMs organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ($\overline{\text{CE}}_1$), an active LOW output enable ($\overline{\text{CE}}_2$), and active LOW output enable ($\overline{\text{OE}}$) and three-state drivers. Both devices have an automatic power-down feature ($\overline{\text{CE}}_1$), reducing the power consumption by 73% when deselected. The CY7C185 is in the space saving 300 mil wide DIP package and leadless chip carrier. The CY7C186 is in the standard 600 mil wide package.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE}_1 and \overline{WE} inputs are both LOW, data on

the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₂). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE}_1 and \overline{OE} active LOW, CE₂ active HIGH, while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.



Selection Guide

		7C185-20 7C186-20	7C185-25 7C186-25	7C185-35 7C186-35	7C185-45 7C186-45	7C185-55 7C186-55
Maximum Access Time (ns)	20	25	35	45	55
Maximum Operating	Commercial	125	100	100	100	80
Current (mA)	Military		125	100	100	100
Maximum Standby Current (mA)	Commercial	40/20	20/20	20/20	20/20	20/20
	Military		40/20	20/20	20/20	20/20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Supply Voltage to Ground Potential

DC Voltage Applied to Outputs

in High Z State..... -0.5V to +7.0V

 Static Discharge Voltage>2001V
(Per MIL-STD-883 Method 3015)

Latch-up Current > 200 mA

Operating Range Range Ambient VCC Temperature

Range	Temperature	$\mathbf{v}_{\mathbf{cc}}$		
Commercial	0°C to +70°C	5V ± 10%		
Military[3]	-55°C to +125°C	5V ±10%		

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	scription Test Conditions				85-20 86-20	7C185-25, 35, 45 7C186-25, 35, 45		7C185-55 7C186-55		Units	
					Min.	Max.	Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} =$	-4.0) mA	2.4		2.4		2.4		V	
v_{ol}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 m	Α		0.4		0.4		0.4	V	
V _{IH}	Input HIGH Voltage				2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	V	
v_{IL}	Input LOW Voltage[4A]				-3.0	0.8	-3.0	0.8	-3.0	0.8	V	
I_{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			-10	10	-10	10	-10	10	μΑ	
I _{OZ}	Output Leakage Current	$\begin{aligned} GND &\leq V_I \leq V_{CC} \\ Output \ Disabled \end{aligned}$			-10	+ 10	-10	+ 10	-10	+ 10	μΑ	
I _{OS}	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT}$	= Gì	ND		-300		-300		-300	mA	
	V _{CC} Operating	$V_{CC} = Max.$	Com	1.		100	_	100		80		
I_{CC}	Supply Current	$I_{OUT} = 0 \text{ mA}$		Mil.	25			_	125		100	mA
			14111.	35, 45				100		100		
	A GD	Max. V _{CC} ,	Com	ıl.		40		20		20		
I_{SB_1}	Automatic CE ₁ Power Down Current	$\overline{CE_1} \ge V_{IH}$	Mil.	25				40		20	mA	
		Min. Duty Cycle = 100%		35, 45]			20		20		
T	Automatic CE ₁	$\frac{\text{Max. V}_{\text{CC}}}{\text{CE}_1} \ge \text{V}_{\text{CC}} - 0.3\text{V},$	Com	ıl.		20		20		20	4	
Power Down Current V		$\begin{array}{c} V_{IN} \geq V_{CC} - 0.3V \\ \text{or } V_{IN} \leq 0.3V \end{array}$						20		20	mA	


Capacitance^[2]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7] P1

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.
- 4A. $V_{IL} \, min. = -3.0 V$ for pulse durations less than 30 ns.

AC Test Loads and Waveforms








Figure 1b

Figure 2

Equivalent to:

THÉVENIN EQUIVALENT

0UTPUT O 0 1.73 V 0055-7



Switching Characteristics Over Operating Range [4, 5]


Parameters	Description		85-20 86-20	7C185-25 7C186-25		7C185-35 7C186-35		7C185-45 7C186-45		7C185-55 7C186-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYC	LE											
t _{RC}	Read Cycle Time	20		25		35		45		55		ns
t _{AA}	Address to Data Valid		20		25		35		45		55	ns
toha	Data Hold from Address Change	5		5		5		5		5		ns
t _{ACE1}	CE ₁ LOW to Data Valid		20		25		35		45		55	ns
t _{ACE2}	CE2 HIGH to Data Valid		20		25		25		30		40	ns
tDOE	OE LOW to Data Valid		10		12		15		20		25	ns
tLZOE	OE LOW to Low Z	3		3		3		3		3		ns
tHZOE	OE HIGH to High Z ^[6]		8		10		12		15		20	ns
tLZCE1	CE ₁ LOW to Low Z ^[7]	5		5		5		5		5		ns
tLZCE2	CE2 HIGH to Low Z	3		3		3		3		3		ns
tHZCE	CE ₁ HIGH to High Z ^[6, 7] CE ₂ LOW to High Z	-	8		10		15		15		20	ns
t _{PU}	CE ₁ LOW to Power Up	0		0		0		0		0		ns
t _{PD}	CE ₁ HIGH to Power Down		20		20		20		25		25	ns
WRITE CY	CFE[8]											
twc	Write Cycle Time	20		20		25		40		50		ns
t _{SCE1}	CE ₁ LOW to Write End	15		20		25		30		40		ns
t _{SCE2}	CE ₂ HIGH to Write End	15		20		20		25		30		ns
t _{AW}	Address Set-up to Write End	15		20		25		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		0		0		ns
tpwE	WE Pulse Width	15		15		20		20		25		ns
t_{SD}	Data Set-up to Write End	10		10		15		15		25		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[6]		7		7		10		15		20	ns
tLZWE	WE HIGH to Low Z	5		5		5		5		5		ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- thzoe, thzce and thzwe are specified with C_L = 5 pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE₁ LOW, CE₂ HIGH and WE LOW. Both signals must be LOW
- to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}}$ = V_{IL} . CE_2 = V_{IH} .
- 11. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 12. Data I/O is HIGH impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms

Read Cycle No. 1 (Notes 10, 11)



0055-9


0055-10

0055-11




Switching Waveforms (Continued)


Read Cycle No. 2 (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Notes 8, 12)





Write Cycle No. 2 (CE Controlled) (Notes 8, 12)








Typical DC and AC Characteristics

























Truth Table

CE ₁	CE ₂	WE	ŌĒ	Input/Outputs	Mode
H	X	X	X	High Z	Deselect Power Down
X	L	X	X	High Z	Deselect
L	Н	Н	L	Data Out	Read
L	X	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect


Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C185-20PC	P21	Commercial
	CY7C185-20VC	V21	
	CY7C185-20DC	D22	
	CY7C186-20LC	L54	
25	CY7C185-25PC	P21	Commercial
	CY7C185-25VC	V21	
	CY7C185-25DC	D22	
	CY7C185-25LC	L54	
	CY7C185-25DMB	D22	Military
	CY7C185-25LMB	L54	
	CY7C185-25KMB	K74]
35	CY7C185-35PC	P21	Commercial
	CY7C185-35VC	V21]
	CY7C185-35DC	D22	
	CY7C185-35LC	L54	1
	CY7C185-35DMB	D22	Military
	CY7C185-35LMB	L54	
	CY7C185-35KMB	K74	
45	CY7C185-45PC	P21	Commercial
	CY7C185-45VC	V21	,
	CY7C185-45DC	D22	
	CY7C185-45LC	L54	
	CY7C185-45DMB	D22	Military
	CY7C185-45LMB	L54	
	CY7C185-45KMB	K74	
. 55	CY7C185-55PC	P21	Commercial
	CY7C185-55VC	V21	
	CY7C185-55DC	D22	
	CY7C185-55LC	L54	
	CY7C185-55DMB	D22	Military
	CY7C185-55LMB	L54	
	CY7C185-55KMB	K74	

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C186-20PC	P21	Commercial
	CY7C186-20DC	D22	
25	CY7C186-25PC	P21	Commercial
	CY7C186-25DC	D22	
	CY7C186-25DMB	D22	Military
35	CY7C186-35PC	P21	Commercial
	CY7C186-35DC	D22	
	CY7C186-35DMB	D22	Military
45	CY7C186-45PC	P21	Commercial
	CY7C186-45DC	D22	
ļ	CY7C186-45DMB	D22	Military
55	CY7C186-55PC	P21	Commercial
	CY7C186-55DC	D22]
	CY7C186-55DMB	D22	Military



Bit Map



Address Designators

Address Name	Address Function	Pin Number
A4	X3	2
A 5	X4	3
A 6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25

0055-14



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
Ios	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I_{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
t _{ACE1}	7,8,9,10,11
t _{ACE2}	7,8,9,10,11
tDOE	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
t _{SCE1}	7,8,9,10,11
t _{SCE2}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpwE	7,8,9,10,11
t_{SD}	7,8,9,10,11
t _{HD} _	7,8,9,10,11

Document #: 38-00037-D



65,536 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed-20 ns
- Low active power 440 mW
- Low standby power 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C187 is a high performance CMOS static RAM organized as 65,536 words x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C187 has an automatic power-down feature, reducing the power consumption by 80% when deselected.


Writing to the device is accomplished when the chip enable ($\overline{\text{CE}}$) and write enable ($\overline{\text{WE}}$) inputs are both LOW.

Data on the input pin (DI) is written into the memory location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.

The 7C187 utilizes a Die Coat to ensure alpha immunity.



Selection Guide

		7C187-20	7C187-25	7C187-35	7C187-45
Maximum Access Time (r	ns)	20	25	35	45
Maximum Operating Current (mA)	Commercial	80	70	70	50
	Military		70	70	70
Maximum Standby Current (mA)	Commercial	40/20	20/20	20/20	20/20
	Military		40/20	20/20	20/20



Maximum Ratings

(Above which the useful life may be	e impaired. For user	guidelines, not tested.)
-------------------------------------	----------------------	--------------------------

• •	
Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C	
Ambient Temperature with Power Applied55°C to +125°C	
Supply Voltage to Ground Potential (Pin 22 to Pin 11)	
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V	
DC Input Voltage3.0V to +7.0V	

Static	Discharge	Voltage .		 >2001V
(Per N	AIL-STD-8	83 Metho	od 3015)	

Latch-up Current . . .

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military [4]	-55°C to +125°C	5V ± 10%

Output Current into Outputs (Low)20 mA Electrical Characteristics Over Operating Range^[5]

Parameters	Description		Test Conditions		7C1	87-20	7C187-25, 35		7C187-45		Units
1 arameters	Description			Min.	Max.	Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$	$I_{OH} = -4.0 \text{mA}$		2.4		2.4		2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 8.0 mA$	Military		0.4		0.4		0.4	v
, OL	Output Bow Voltage	, CC IVIII.	$I_{OL} = 12.0 \text{ mA}$	Commercia		0.4		0.4		0.7	
V_{IH}	Input HIGH Voltage				2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	v
V_{IL}	Input LOW Voltage[5A]					0.8	-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq$	$GND \le V_I \le V_{CC}$			+10	-10	+ 10	-10	+10	μΑ
I_{OZ}	Output Leakage Current	$GND \leq V_O \leq$	$GND \le V_O \le V_{CC}$, Output Disabled			+10	-10	+ 10	-10	+10	μΑ
I_{OS}	Output Short Circuit Current[1]	$V_{CC} = Max.,$	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA
I_{CC}	V _{CC} Operating	$V_{CC} = Max.$		Commercia		80		70		50	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	<u> </u>	Military				. 70		70	ши
	Automatic CE[2]	Max. V _{CC} ,		Commercia		40		20		20	
I_{SB_1}	Power Down Current			Military 2:	5			40		20	mA
				5			20	L	20		
	Automatic CE ^[2]	Max. V_{CC} , $\overline{CE} \ge V_{CC} - 0.3V$,		Commercia		20		20		20	
I _{SB2}	Power Down Current	$V_{IN} \ge V_{CC} - V_{IN} \le 0.3V$	- 0.3V or	Military				20		20	mA

Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$. 5	_
Cout	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

Equivalent to:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 5A. V_{IL} min. = -3.0V for pulse durations less than 30 ns.


AC Test Loads and Waveforms



0029-5 Figure 2

0029-4

THÉVENIN EQUIVALENT OUTPUT O 0029-6 Military





Switching Characteristics Over Operating Range [5, 6]


Parameters	Description	7C187-20		7C1	87-25	7C1	87-35	7C1	87-45	****
		- 1 1 - 1		Min.	Max.	Min.	Max.	Units		
READ CYC	LE									
t _{RC}	Read Cycle Time	20		25		35		45		ns
t _{AA}	Address to Data Valid		20		25		35		45	ns
toha	Output Hold from Address Change	5		5		5		5		ns
tACE	CE LOW to Data Valid		20		25		35		45	ns
tLZCE	CE LOW to Low Z ^[8]	5		5		5		5		ns
tHZCE	CE HIGH to High Z ^[7, 8]		8		10		15		15	ns
tpU	CE LOW to Power Up	0		0		0		0		ns
tpD	CE HIGH to Power Down		20		20		20		25	ns
WRITE CYC	CLE[9]									
twc	Write Cycle Time	20		20		25		40		ns
tSCE	CE LOW to Write End	15		20		25		30		ns
t _{AW}	Address Set-up to Write End	15		20		25		30		ns
tHA	Address Hold from Write End	0		0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		0		ns
tPWE	WE Pulse Width	15		15		20		20		ns
t_{SD}	Data Set-up to Write End	10		10		15		15		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[8]	5		5		5		5		ns
t _{HZWE}	WE LOW to High Z ^[7, 8]		7		7		10		15	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- tHZCE and tHZWE are specified with C_L = 5 pF as in Figure 1b.
 Transition is measured ±500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, thzce is less than tLZCE for any given device.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{\text{CE}} = V_{\text{IL}}$.
- 12. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms

Read Cycle No. 1[10, 11]




0029-7





Switching Waveforms (Continued)


Read Cycle No. 2[10, 12]



Write Cycle No. 1 (WE Controlled)[9]










Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.





Typical DC and AC Characteristics

























Truth Table

CE	WE	Input/Outputs	Mode
Н	х	High Z	Deselect Power Down
L	H	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7C187-20PC	P 9	Commercial
	CY7C187-20VC	V13	
	CY7C187-20DC	D10	
	CY7C187-20LC	L52	
25	CY7C187-25PC	P9	Commercial
	CY7C187-25VC	V13	
	CY7C187-25DC	D10	
	CY7C187-25LC	L52	
	CY7C187-25DMB	D10	Military
	CY7C187-25LMB	L52	
	CY7C187-25KMB	K73	


Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C187-35PC	P9	Commercial
	CY7C187-35VC	V13	
	CY7C187-35DC	D10	
	CY7C187-35LC	L52	
	CY7C187-35DMB	D10	Military
	CY7C187-35LMB	L52	
	CY7C187-35KMB	K73	
45	CY7C187-45PC	P9	Commercial
	CY7C187-45VC	V13	
	CY7C187-45DC	D10	
	CY7C187-45LC	L52	
	CY7C187-45DMB	D 10	Military
	CY7C187-45LMB	L52	
	CY7C187-45KMB	K 73	



Address Designators

Address Name	Address Function	Pin Number
A 0	X3	1
A 1	X4	2
A2	X5	3
A3	X6	4
A 4	X7	5
A5	Y7	6
A 6	Y6	7
A 7	Y2	8
A8	Y3	14
A 9	Y1	15
A10	Y0	16
A11	Y4	17
A12	Y5	18
A13	X0	19
A14	X1	20
A15	X2	21

Bit Map





MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
Ios	1,2,3
I _{CC}	1,2,3
I _{SB1}	1,2,3
I _{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
t _{ACE}	7,8,9,10,11
WRITE CYCLI	2
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
tHD	7,8,9,10,11

Document #: 38-00038-E



16 x 4 Static R/W RAM

Features

- Fully decoded, 16 word x 4-bit high speed CMOS RAMs
- Inverting outputs CY7C189
- Non-inverting outputs CY7C190
- High speed
 - 15 ns and 25 ns commercial
 - 25 ns military
- Low power
 - 303 mW at 25 ns — 495 mW at 15 ns
- Power supply 5V $\pm 10\%$
- Advanced high speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2000V static discharge
- Three-state outputs
- TTL compatible interface levels

Functional Description


The CY7C189 and CY7C190 are extremely high peformance 64-bit static RAMs organized as 16 words x 4-bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The devices are provided with inverting (CY7C189) and non-inverting (CY7C190) outputs.

An active LOW write enable (\overline{WE}) signal controls the writing and reading of the memory. When the write enable (\overline{WE}) and chip select (\overline{CS}) are both LOW the information on the four data inputs (D_0-D_3) is written into the location addressed by the information on the address lines (A_0-A_3). The outputs are preconditioned such that the cor-

rect data is present at the data outputs (O_0-O_3) when the write cycle is complete. This precondition operation insures minimum write recovery times by eliminating the "write recovery glitch".

Reading is accomplished with an active LOW on the chip select line (CS) and a HIGH on the write enable (WE) line. The information stored is read out from the addressed location and presented at the outputs in inverted (CY7C189) or non-inverted (CY7C190) format.

During the write operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.



Selection Guide

		7C189-15 7C190-15	7C189-25 7C190-25
Maximum Access Time (ns)	Commercial	15	25
Maximum Access Time (ns)	Military		25
Maximum Operating Current (mA)	Commercial	90	55
Waximum Operating Current (IIIA)	Military		70



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

(100 ve which the abera me may be impared. I of user guide
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potenial (Pin 16 to Pin 8)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
Output Current, into Outputs (Low)20 mA

Static Discharge Voltage	>2001V
Latchup Current	200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[4]	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over the Operating Range^[5]

Parameters Description	Description	Test Conditions		7C189-15 7C190-15		7C189-25 7C190-25		Units
				Min.	Max.	Min.	Max.	
v _{oH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm OH} =$	-5.2 mA	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{\rm CC} = Min., I_{\rm OL} =$	16.0 mA		0.45		0.45	v
V _{IH}	Input HIGH Voltage			2.0	V _{CC}	2.0	v_{cc}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	v
I_{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-10	+ 10	-10	+ 10	μΑ
v_{CD}	Input Diode Clamp Voltage[1]							
Ioz	Output Leakage Current	$GND \leq V_O \leq V_{CC}$		-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[2]	$V_{CC} = Max., V_{OUT} =$	= GND		-90		-90	mA
I _{CC}	Power Supply Current	$V_{CC} = Max.,$	Commercial		90		55	mA
100	1 ower suppry current	$I_{OUT} = 0 \text{ mA}$	Military				70	mA

Capacitance^[6]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7) pr

Notes:

- 1. The CMOS process does not provide a clamp diode. However the CY7C189 and CY7C190 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 5 ns (measured at 50% points).
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 3. Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch).
- 4. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.




Switching Characteristics Over the Operating Range [5, 7]

Parameter	Description	Test	7C189-15 7C190-15		7C189-25 7C190-25		Units
		Conditions	Min.	Max.	Min.	Max.	
READ CYCI	LE						
tRC	Read Cycle Time		15		25		ns
tACS	Chip Select to Output Valid	Note 10		12		15	ns
tHZCS	Chip Select Inactive to High Z	Notes 9, 11		12		15	ns
t _{LZCS}	Chip Select Active to Low Z			12		15	ns
toha	Output Hold from Address Change		5		5		ns
tAA	Address Access Time	Note 10		15		25	ns
WRITE CYC	CLE[3, 8]						
twc	Write Cycle Time		15	-	20		ns
tHZWE	Write Enable Active to High Z	Notes 9, 11		12		20	ns
tLZWE	Write Enable Inactive to Low Z			12		20	
tAWE	Write Enable Inactive to Output Valid	Note 10		12		20	ns
tPWE	Write Enable Pulse Width		15		20		ns
t _{SD}	Data Setup to Write End		15		20		ns
t _{HD}	Data Hold from Write End		0		0		ns
tsa	Address Setup to Write Start		0		0		ns
tha	Address Hold from Write End		0		0		ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing
 reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH}
 and 30 pF load capacitance.
- 8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5V level on the input.
- 10. t_{AA} , t_{ACS} and t_{AWE} are tested with $C_L=30\,\mathrm{pF}$ as in Figure 1a. Timing is referenced to 1.5V on the inputs and outputs.
- 11. t_{HZCS} and t_{HZWE} are tested with $C_L = 5$ pF as in Figure 1b.

Bit Map




Address Designators

Address Name	Address Function	Pin Number			
\mathbf{A}_0	AX0	1			
A ₁	AX1	15			
\mathbf{A}_2	AY0	14			
A 3	AY1	13			



AC Test Loads and Waveforms







Figure 1a

Figure 1b


Equivalent to:

THÉVENIN EQUIVALENT




0011-7

Read Mode



0011-9

Write Mode



0011-10


(All above measurements referenced to 1.5V.)


Note:


Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.





Typical DC and AC Characteristics























Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7C189-15PC CY7C190-15PC	P1	Commercial
	CY7C189-15DC CY7C190-15DC	D2	
	CY7C189-15LC CY7C190-15LC	L61	
25	CY7C189-25PC CY7C190-25PC	P1	
	CY7C189-25DC CY7C190-25DC	D2	
	CY7C189-25LC CY7C190-25LC	L61	
	CY7C189-25DMB CY7C190-25DMB	D2	Military
	CY7C189-25LMB CY7C190-25LMB	L61	1

Pin Configuration





MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{ACS}	7,8,9,10,11
toha	7,8,9,10,11
t _{AA}	7,8,9,10,11
WRITE CYCLI	E
twc	7,8,9,10,11
t _{AWE}	7,8,9,10,11
tpwE	7,8,9,10,11
t_{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
t _{SA}	7,8,9,10,11
t _{HA}	7,8,9,10,11

Document #: 38-00039-B



65,536 x 4 Static R/W RAM Separate I/O

Features

- Automatic power-down when deselected
- Transparent write (7C191)
- CMOS for optimum speed/
- High speed
 25 ns t_{AA}
- Low active power
 385 mW
- Low standby power 110 mW
- TTL compatible inputs and outputs

 Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C191 and CY7C192 are high performance CMOS static RAMs organized as 65,536 x 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enable (CE) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 71% when deselected.


Writing to the device is accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW.

Data on the four input pins (I_0 through I_3) is written into the memory location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking the chip enable (CE) LOW, while the write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.

The output pins stay in high impedance state when write enable (WE) is LOW (7C192 only), or chip enable (CE) is HIGH.

A die coat is used to insure alpha immunity.



Selection Guide

		7C191-25 7C192-25	7C191-35 7C192-35	7C191-45 7C192-45
Maximum Access Time (ns)		25	35	45
Maximum Operating	Commercial	80	80	70
Current (mA)	Military		90	90
Maximum Standby	Commercial	20	20	20
Current (mA)	Military		20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C (Per MIL-STD-883, Method 3015) Ambient Temperature with Power Applied55°C to +125°C Supply Voltage to Ground Potential DC Voltage Applied to Outputs

Operating Range

Static Discharge Voltage>2001V

Range	Ambient Temperature	$\mathbf{v_{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[2]	-55°C to +125°C	5V ± 10%

Output Current into Outputs (LOW)20 mA Electrical Characteristics Over Operating Range^[3]

DC Input Voltage $\dots -3.0V$ to +7.0V

Parameters Description		Test Conditions		7C191-25 7C192-25		7C191-35 7C192-35		7C191-45 7C192-45		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0) mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{\rm CC}$ = Min., $I_{\rm OL}$ = 8.0 m	A		0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	2.2	V_{CC}	V
v_{iL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	- 10	+10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-10	+10	-10	+10	- 10	+10	μΑ
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA
I _{CC}	V _{CC} Operating	V _{CC} = Max.	Commercial		80		80		70	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				90		90	1117
Ion	Automatic CE	Max. V_{CC} , $\overline{CE} \geq V_{IH}$	Commercial		20		20		20	mA
I_{SB_1}	Power Down Current	Min. Duty Cycle = 100%	Military		20		20		20	11117
Ion	Automatic \overline{CE} $\overline{CE} \ge V_{CC} - 0.3V$	Commercial		20		20		20	mA	
	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Military		-		20		20	IIIA	

Capacitance^[4]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 5.0V$	7	pF


Notes:

- Not more than one output should shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. TA is the "instant on" case temperature.

- 3. See the last page of this specification for Group A subgroup testing information.
- 4. Tested initially and after any design or process changes that may affect these parameters.


AC Test Loads and Waveforms





iquivalent to:

THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [3, 5]


Parameters	Description	7C191-25 7C192-25		7C191-35 7C192-35		7C191-45 7C192-45		Units		
		Min.	Max.	Min.	Max.	Min.	Max.			
READ CYCLE	READ CYCLE									
t _{RC}	Read Cycle Time	25		35		45		ns		
t _{AA}	Address to Data Valid		25		35		45	ns		
^t OHA	Output Hold from Address Change	3		3]	3		ns		
tACE	CE LOW to Data Valid		25		35		45	ns		
tLZCE	CE LOW to LOW Z ^[7]	3		3		3		ns		
tHZCE	CE HIGH to High Z ^[6, 7]		10		15		15	ns		
tPU	CE LOW to Power Up	0		0		0		ns		
tPD	CE HIGH to Power Down		25		35		45	ns		
WRITE CYCLE	[8]					•				
twc	Write Cycle Time	20		30		40		ns		
t _{SCE}	CE LOW to Write End	20		30		35		ns		
t _{AW}	Address Set-up to Write End	20		25		35		ns		
t _{HA}	Address Hold from Write End	2		2		2		ns		
t _{SA}	Address Set-up to Write Start	0		0		0		ns		
tPWE	WE Pulse Width	20		25		35		ns		
t _{SD}	Data Set-up to Write End	10		15		20		ns		
t _{HD}	Data Hold from Write End	0		0		0		ns		
tLZWE	WE HIGH to Low Z ^[7] (7C192)	3		3		3		ns		
tHZWE	WE LOW to High Z ^[6, 7] (7C192)		10		10		15	ns		
t _{AWE}	WE LOW to Data Valid (7C191)		25		30		35	ns		
t _{ADV}	Data Valid to Output Valid (7C191)		20		30		35	ns		

- Notes:

 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading of the specified Io₁/Io₁ and 30 pF load capacitance.
- 6. tHZCE and tHZWE are specified with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected. $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms


Read Cycle No. 1 (Notes 9, 10)






Switching Waveforms (Continued)


Read Cycle (Notes 9, 11)



Write Cycle No. 1 (WE Controlled) (Note 8)



Write Cycle No. 2 (CE Controlled) (Note 8)



Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state (7C192 only).



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C191-25PC	P21	Commercial
	CY7C191-25VC	V21	
	CY7C191-25DC	D22	
	CY7C191-25LC	L54	
35	CY7C191-35PC	P21	Commercial
	CY7C191-35VC	V21	
	CY7C191-35DC	D22	
	CY7C191-35LC	L54	
	CY7C191-35DMB	D22	Military
	CY7C191-35LMB	L54	
45	CY7C191-45PC	P21	Commercial
	CY7C191-45VC	V21	
	CY7C191-45DC	D22	}
	CY7C191-45LC	L54	}
	CY7C191-45DMB	D22	Military
	CY7C191-45LMB	L54	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C192-25PC	P21	Commercial
	CY7C192-25VC	V21	
	CY7C192-25DC	D22	
	CY7C192-25LC	L54	
35	CY7C192-35PC	P21	Commercial
	CY7C192-35VC	V21	
	CY7C192-35DC	D22	
[CY7C192-35LC	L54	
	CY7C192-35DMB	D22	Military
	CY7C192-35LMB	L54	
45	CY7C192-45PC	P21	Commercial
Į.	CY7C192-45VC	V21	
1	CY7C192-45DC	D22	
	CY7C192-45LC	L54	
	CY7C192-45DMB	D22	Military
	CY7C192-45LMB	L54	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
Ios	1,2,3
I_{CC}	1,2,3
I_{SB1}	1,2,3
I_{SB2}	1,2,3

Switching Characteristics

· · · · · · · · · · · · · · · · · · ·
Subgroups
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
C
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11
7,8,9,10,11

Note:

1. 7C191 only.

Document #: 38-00076-A



65,536 x 4 Static R/W RAM

Features

- Automatic power-down when deselected
- Output Enable (OE) feature (7C196)
- CMOS for optimum speed/ power
- High speed — 25 ns taa
- Low active power — 385 mW
- · Low standby power - 110 mW
- TTL compatible inputs and outputs

• Capable of withstanding greater than 2001V electrostatic discharge


Functional Description

The CY7C194 and CY7C196 are high performance CMOS static RAMs organized as 65,536 x 4 bits. Easy memory expansion is provided by active LOW chip enable(s) (CE on the CY7C194, \overline{CE}_1 , \overline{CE}_2 on the CY7C196) and threestate drivers. They have an automatic power-down feature, reducing the power consumption by 71% when deselect-

Writing to the device is accomplished when the chip enable(s) (CE on the

CY7C194, \overline{CE}_1 , \overline{CE}_2 on the CY7C196) and write enable (\overline{WE}) inputs are both LOW. Data on the four input pins (I/O₀ through I/O₃) is written into the memory location, specified on the address pins (A₀ through A₁₅).

Reading the device is accomplished by taking the chip enable(s) (CE on the CY7C194, \overline{CE}_1 , \overline{CE}_2 on the CY7C196) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins. A die coat is used to insure alpha immu-



Selection Guide

		7C194-25 7C196-25	7C194-35 7C196-35	7C194-45 7C196-45
Maximum Access Time (ns)		25	35	45
Maximum Operating	Commercial	80	80	70
Current (mA)	Military		90	90
Maximum Standby	Commercial	20	20	20
Current (mA)	Military		20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guideling	nes, not tested.)
Storage Temperature65°C to +150°C	Static Discha
Ambient Temperature with	(Per MIL-ST

Power Applied55°C to +125°C Supply Voltage to Ground Potential-0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State -0.5V to +7.0V

		ge ethod 30		 > 200	1 V
	~				

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Conditions			7C194-25 7C196-25		7C194-35 7C196-35		7C194-45 7C196-45	
	·			Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$) mA	2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ m}$	A		0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage			2.2	V _{CC}	2.2	v_{cc}	2.2	V_{CC}	V
V_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled			+10	-10	+10	-10	+10	μΑ
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA
	V _{CC} Operating	$V_{CC} = Max.$	Commercial		80		80		70	mA
I_{CC}	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				90		90	III.A
т	Automatic CE[2]	Max. V_{CC} , $\overline{CE} \geq V_{IH}$	Commercial		20		20		20	mA
I_{SB_1}	Power Down Current	Min. Duty Cycle = 100%	Military				20		20	шд
т	Automatic CF12 CF $>$ Voc $= 0.3V$		Commercial		20		20		20	
I_{SB_2}	Power Down Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Military				20		20	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	5	
C _{OUT}	Output Capacitance	$V_{\rm CC} = 5.0V$	7	pF


Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CE} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. TA is the "instant on" case temperature.

0109-4

- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.


AC Test Loads and Waveforms



3.0 V 90% 90% 10% 10% 10% 0109-5

Figure 2

Equivalent to: THÉVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4, 6]


Parameters	Description			94-25 96-25		94-35 96-35		94-45 96-45	Units
		Min.	Max.	Min.	Max.	Min.	Max.		
READ CYCLI	E								
^t RC	Read Cycle Time		25		35		45		ns
t _{AA}	Address to Data Valid			25		35		45	ns
^t OHA	Output Hold from Address C	hange	3		3		3		ns
tACE ₁ , ACE ₂	CE LOW to Data Valid			25		35		45	ns
†DOE	OE LOW to Data Valid	7C196		15		25		30	ns
tLZOE	OE LOW to LOW Z	7C196	3		3		3		ns
tHZOE	OE HIGH to HIGH Z	7C196		15		15		15	ns
tLZCE ₁ , CE ₂	CE LOW to LOW Z[8]		3		3		3		ns
thzce ₁ , ce ₂	CE HIGH to High Z ^[7, 8]			10		15		15	ns
tpU	CE LOW to Power Up		0		0		0		ns
tPD	CE HIGH to Power Down		25		35		45	ns	
WRITE CYCI	LE[9]								
twc	Write Cycle Time		20		30		40		ns
tSCE	CE LOW to Write End		20		30		35		ns
t _{AW}	Address Set-up to Write End		20		25		35		ns
t _{HA}	Address Hold from Write En	d	2		2		2		ns
tsa	Address Set-up to Write Start		0	}	0		0		ns
tpwE	WE Pulse Width		20		25		35		ns
t _{SD}	Data Set-up to Write End		10		15		20		ns
t _{HD}	Data Hold from Write End		0		0		0		ns
t _{LZWE}	WE HIGH to LOW Z ^[8]		3		3		3		ns
tHZWE	WE LOW to HIGH Z ^[7, 8]		0	10	0	10	0	15	ns

Notes:

- 6. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.
- t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in Figure 1b.
 Transition is measured ± 500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, $t_{\mbox{HZCE}}$ is less than $t_{\mbox{LZCE}}$ for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE₁ LOW, CE₂ LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CE}_1 = V_{IL}/\overline{CE}_2 = V_{IL}$. (7C196: $\overline{OE} = V_{IL}$, $\overline{CE}_2 = V_{IL}$ also.)
- 12. Address valid prior to or coincident with \overline{CE}_1 and \overline{CE}_2 transition LOW.
- 13. 7C196 only: Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)






Switching Waveforms (Continued)

Read Cycle No. 2 (Notes 10, 12)




0109-8

Write Cycle No. 1 (WE Controlled) (Notes 9, 13)



Write Cycle No. 2 (CE Controlled) (Notes 9, 13)



Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



7C194 Truth Table

CE	WE	Input/Outputs	Mode
Н	X	High Z	Deselect/Power Down
L	Н	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C194-25PC	P13	Commercial
	CY7C194-25VC	V13	
	CY7C194-25DC	D14	
	CY7C194-25LC	L54	
35	CY7C194-35PC	P13	Commercial
	CY7C194-35VC	V13	
	CY7C194-35DC	D14	
	CY7C194-35LC	L54	
	CY7C194-35DMB	D14	Military
	CY7C194-35LMB	L54	
45	CY7C194-45PC	P13	Commercial
	CY7C194-45VC	V13	
	CY7C194-45DC	D14	
	CY7C194-45LC	L54	
	CY7C194-45DMB	D14	Military
	CY7C194-45LMB	L54	

7C196 Truth Table

$\overline{\text{CE}}_1$	$\overline{\text{CE}}_2$	WE	ŌĒ	Inputs/Outputs	Mode
Н	X	X	X	High Z	Deselect/Power Down
X	Н	X	X	Ingli 2	Besciect, Tower Bown
L	L	Н	L	Data Out	Read
L	L	L	X	Data In	Write
L	L	Н	Н	High Z	Deselect

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C196-25PC	P21	Commercial
	CY7C196-25VC	V21	
	CY7C196-25DC	D22	
	CY7C196-25LC	L54	
35	CY7C196-35PC	P21	Commercial
	CY7C196-35VC	V21]
	CY7C196-35DC	D22]
	CY7C196-35LC	L54	
	CY7C196-35DMB	D22	Military
	CY7C196-35LMB	L54	
45	CY7C196-45PC	P21	Commercial
	CY7C196-45VC	V21]
	CY7C196-45DC	D22	
	CY7C196-45LC	L54	1
	CY7C196-45DMB	D22	Military
	CY7C196-45LMB	L54]



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
VIL Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I _{OS}	1,2,3
I _{CC}	1,2,3
I _{SB1}	1,2,3
I _{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
tAA	7,8,9,10,11
toha	7,8,9,10,11
tACE1, ACE2	7,8,9,10,11
t _{DOE} [1]	7,8,9,10,11
WRITE CYCLE	1
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tsa	7,8,9,10,11
tpwE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
t _{AWE}	7,8,9,10,11
t _{ADV}	7,8,9,10,11

Note:

1. 7C196 only.

Document #: 38-00081



SEMICONDUCTOR

262,144 x 1 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed—25 ns
- Low active power-330 mW
- Low standby power—110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY7C197 is a high performance CMOS static RAM organized as 262,144 words x 1 bit. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C197 has an automatic power-down feature, reducing the power consumption by 67% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the input pin (D_{IN}) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{17})$.

Reading the device is accomplished by taking the chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DOUT) pin.

The output pin stays in high impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.

The 7C197 utilizes a Die Coat to ensure alpha immunity.



Selection Guide

		7C197-25	7C197-35	7C197-45
Maximum Access	Commercial	25	35	45
Time (ns)	Military		35	45
Maximum Operating Current (mA)	Commercial	70	70	60
	Military		80	80
Maximum Standby	Commercial	20/20	20/20	20/20
Current (mA)	Military		20/20	20/20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with
Power Applied
Supply Voltage to Ground Potential (Pin 24 to Pin 12) $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs
in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage $\dots -3.0V$ to $+7.0V$

Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015)	
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[4]	-55°C to +125°C	5V ± 10%	

Parameters	Description		Test Conditions		7C197-25		7C197-35		7C197-45		Units
r arameters Description		16st Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Lints	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I	$L_{OH} = -4.0 \text{mA}$		2.4		2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 8.0 \mathrm{mA}$	Military		0.4		0.4		0.4	v
			$I_{OL} = 12.0 \text{mA}$	Commercial		0.4		0.4		0.4	Ľ
V _{IH}	Input HIGH Voltage				2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	· v
V _{IL}	Input LOW Voltage				-3.0	0.8	-3.0	0.8	-3.0	0.8	v
I_{IX}	Input Load Current	$GND \leq V_I \leq$	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
Ioz	Output Leakage Current	$GND \le V_O \le$	$GND \le V_O \le V_{CC}$, Output Disabled		-50	+50	-50	+50	-50	+ 50	μA
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max.,$	$V_{CC} = Max., V_{OUT} = GND$			-350		-350		-350	mA
	V _{CC} Operating	V _{CC} = Max.		Commercial		70		70		60	mA
ICC	Supply Current	$I_{OUT} = 0 \text{ mA}$		Military				80		80	"
	Automatic CE[2]	Max. V _{CC} ,		Commercial		20		20		20	mA
I_{SB_1}	Power Down Current	$\overline{CE} \ge V_{IH}$		Military				20		20	IIIA
	Automatic CE[2]	Max. V _{CC} , CE	\geq V _{CC} $-$ 0.3V,	Commercial		20		20		20	mA
I_{SB_2}	Power Down Current	$\begin{vmatrix} V_{IN} \ge V_{CC} - \\ V_{IN} \le 0.3V \end{vmatrix}$	0.3V or	Military				20		20	IIIA

Capacitance^[3]


Г	Parameters	Description	Test Conditions	Max.	Units
Г	C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	pF
Г	Cout	Output Capacitance	$V_{CC} = 5.0V$	7	pr.


Notes:

Equivalent to:


- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the CE input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- Tested initially and after any design or process changes that may affect these parameters.
- 4. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.


AC Test Loads and Waveforms





THÉVENIN EQUIVALENT







Switching Characteristics Over Operating Range [5, 6]


Parameters	Description	7C1	97-25	7C197-35		7C197-45		Units
1 at affecters	Description	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCL	E							
tRC	Read Cycle Time	25		35		45		ns
tAA	Address to Data Valid		25		35		45	ns
tOHA	Output Hold from Address Change	3		- 3		3		ns
tACE	CE LOW to Data Valid		25		35		45	ns
tLZCE	CE LOW to Low Z ^[8]	3		3		3		ns
^t HZCE	CE HIGH to High Z ^[7, 8]	0	15	-0	20	0	20	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		25		30	ns
WRITE CYC	LE[9]							
twc	Write Cycle Time	25		35		45		ns
t _{SCE}	CE LOW to Write End	20		30		40		ns
t _{AW}	Address Set-up to Write End	20		30		40		ns
tHA	Address Hold from Write End	2		2		2		ns
tsa	Address Set-up to Write Start	0		0		0		ns
tPWE	WE Pulse Width	20		25		25		ns
t _{SD}	Data Set-up to Write End	15		20		25		ns
tHD	Data Hold from Write End	0		0		0		ns
tLZWE	WE HIGH to Low Z ^[8]	0		0		0		ns
tHZWE	WE LOW to High Z ^[7, 8]	0	15	0	20	0	20	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified IoI/IoH and 30 pF load capacitance.
 1HZCE and 1HZWE are specified with CL = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, $t_{\mbox{HZCE}}$ is less than $t_{\mbox{LZCE}}$ for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{\text{CE}} = V_{\text{IL}}$.
- 12. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms


Read Cycle No. 1[10, 11]






Switching Waveforms (Continued)


Read Cycle No. 2[11]



Write Cycle No. 1 (WE Controlled)[10]



Write Cycle No. 2 (CE Controlled)[10]



Note: If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

CE	WE	Input/Outputs	Mode
Н	X	High Z	Deselect/Power Down
L	Н	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C197-25PC	P13	Commercial
	CY7C197-25VC	V13	
	CY7C197-25DC	D14	
	CY7C197-25LC	L54	
35	CY7C197-35PC	P13	Commercial
	CY7C197-35VC	V13	
i	CY7C197-35DC	D14	
	CY7C197-35LC	L54	
	CY7C197-35DMB	D14	Military
	CY7C197-35LMB	L54	
45	CY7C197-45PC	P13	Commercial
	CY7C197-45VC	V13	
	CY7C197-45DC	D14	
	CY7C197-45LC	L54	
	CY7C197-45DMB	D14	Military
	CY7C197-45LMB	L54	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{OS}	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I_{SB2}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
tRC	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
tACE	7,8,9,10,11
WRITE CYCLI	C
twc	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
tHA	7,8,9,10,11
t _{SA}	7,8,9,10,11
tPWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
tHD	7,8,9,10,11

Document #: 38-00078-A

SEMICONDUCTOR

32,768 x 8 Static R/W RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/ power
- High speed-35 ns
- Low active power-550 mW
- Low standby power-110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge


Functional Description

The CY7C198 and CY7C199 are high performance CMOS static RAMs organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ($\overline{\text{CE}}$) and active LOW output enable ($\overline{\text{OE}}$) and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by 80% when deselected. The CY7C199 is in the space saving 300 mil wide DIP package and leadless chip carrier. The CY7C198 is in the standard 600 mil wide package.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on

the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₄). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (WE) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.



Selection Guide

		7C198-35 7C199-35	7C198-45 7C199-45	7C198-55 7C199-55
Maximum Access Time (ns)		35	45	55
Maximum Operating	Commercial	110	110	100
Current (mA)	Military		120	120
Maximum Standby	Commercial	20/20	20/20	20/20
Current (mA)	Military		20/20	20/20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C Ambient Temperature with Supply Voltage to Ground Potential DC Voltage Applied to Outputs Static Discharge Voltage>2001V (Per MIL-STD-883 Method 3015)

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ±10%

Output Current into Outputs (Low)20 mA Electrical Characteristics Over Operating Range^[4]

DC Input Voltage $\dots -3.0V$ to +7.0V

Parameters	Description	Test Conditions		7C198-35 7C199-35		7C198-45 7C199-45		7C198-55 7C199-55		Units
1 at a meters Description		Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Cinto
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$				2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	0 mA		0.4		0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.2	v_{cc}	2.2	v_{cc}	2.2	v_{cc}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	v
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			10	-10	10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{CC} Output Disabled			+10	-10	+ 10	-10	+10	μΑ
I _{OS}	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300	- *	-300	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		110		110		100	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				120		120	1112.
T	Automatic CE	$\frac{\text{Max. V}_{CC},}{\overline{CE} \geq V_{IH},}$	Commercial		20		20		20	mA
I _{ISB} ₁	Power Down Current	Min. Duty Cycle = 100%	Military				20		20	
I _{SB2} Automatic CE Power Down Current	Automatic CE	$\frac{\text{Max. V}_{CC},}{\text{CE} \geq \text{V}_{CC} - 0.3\text{V},}$	Commercial		20		20		20	mA
	Power Down Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Military				20		20	

Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7]

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.

AC Test Loads and Waveforms




Figure 1a






Figure 1b









Switching Characteristics Over Operating Range [4, 5]

Parameters	Description		98-35 99-35	7C198-45 7C199-45		7C198-55 7C199-55		Units
	•	Min.	Max.	Min.	Max.	Min.	Max.	1
READ CYCL	E							
t _{RC}	Read Cycle Time	35		45		55		ns
t _{AA}	Address to Data Valid		35		45		55	ns
^t OHA	Data Hold from Address Change	3		3		3		ns
tACE	CE LOW to Data Valid		35		45		55	ns
†DOE	OE LOW to Data Valid		20		20		25	ns
tlzoe	OE LOW to Low Z	3		3		3		ns
tHZOE	OE HIGH to High Z ^[6]		20		25		30	ns
tLZCE	CE LOW to Low Z ^[7]	3		3		3		ns
tHZCE	CE HIGH to High Z ^[6, 7]		15		20		20	ns
tpU	CE LOW to Power Up	0		0		0		ns
tPD	CE HIGH to Power Down		20		25		25	ns
WRITE CYC	LE[8]							
twc	Write Cycle Time	35		45		50		ns
tSCE	CE LOW to Write End	30		40		50		ns
t _{AW}	Address Set-up to Write End	30		40		50		ns
tHA	Address Hold from Write End	2		2		2		ns
tSA	Address Set-up to Write Start	0		0		0		ns
tpwE	WE Pulse Width	20		25		30		ns
tSD	Data Set-up to Write End	15		20		25		ns
tHD	Data Hold from Write End	0		0		0		ns
tHZWE	WE LOW to High Z ^[6]		15		20		25	ns
tLZWE	WE HIGH to Low Z	3		3		3		ns

Notes:


- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 6. tHZOE, tHZCE and tHZWE are specified with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, $t_{\mbox{HZCE}}$ is less than $t_{\mbox{LZCE}}$ for any given device.
- 8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a

write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 12. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms


Read Cycle No. 1 (Notes 10, 11)






Switching Waveforms (Continued)

Read Cycle No. 2 (Notes 9, 11)




0111-8

Write Cycle No. 1 (WE Controlled) (Notes 8, 12)



Write Cycle No. 2 (CE Controlled) (Notes 8, 12)



Note: If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.

0111-10



Truth Table

CE	WE	ŌĒ	Input/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C198-35PC	P15	Commercial
	CY7C198-35DC	D16	
45	CY7C198-45PC	P15	Commercial
	CY7C198-45DC	D16	
	CY7C198-45DMB	D16	Military
55	CY7C198-55PC	P15	Commercial
	CY7C198-55DC	D16	
	CY7C198-55DMB	D16	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C199-35PC	P21	Commercial
	CY7C199-35VC	V21	
	CY7C199-35DC	D22	
	CY7C199-35LC	L54	
45	CY7C199-45PC	P21	Commercial
	CY7C199-45VC	V21	
	CY7C199-45DC	D22	
	CY7C199-45LC	L54	
	CY7C199-45DMB	D22	Military
	CY7C199-45LMB	L54	
55	CY7C199-55PC	P21	Commercial
	CY7C199-55VC	V21]
	CY7C199-55DC	D22	
	CY7C199-55LC	L54	
	CY7C199-55DMB	D22	Military
	CY7C199-55LMB	L54	}



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
Ios	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I_{SB2}	1,2,3

Switching Characteristics

C	T
Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
toha	7,8,9,10,11
t _{ACE}	7,8,9,10,11
t _{DOE}	7,8,9,10,11
WRITE CYCLE	E
t _{WC}	7,8,9,10,11
t _{SCE}	7,8,9,10,11
t _{AW}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SA}	7,8,9,10,11
tpWE	7,8,9,10,11
t _{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11

Document #: 38-00077-A



16 x 4 Static R/W RAM

Features

- Fully decoded, 16 word x 4-bit high speed CMOS RAMs
- Inverting outputs 27S03, 27LS03, 74S189
- Non-inverting outputs 27S07
- High speed
 25 ns
- Low power
 210 mW (27LS03)
- Power supply 5V $\pm 10\%$
- Advanced high speed CMOS processing for optimum speed/ power product
- Capable of withstanding greater than 2001V static discharge
- Three-state outputs
- TTL compatible interface levels

Functional Description


These devices are high performance 64-bit static RAMs organized as 16 words x 4-bits. Easy memory expansion is provided by an active LOW chip select (CS) input and three-state outputs. The devices are provided with inverting and non-inverting outputs.

An active LOW write enable (WE) signal controls the writing and reading of the memory. When the write enable (WE) and chip select (CS) are both LOW the information on the four data inputs (D_0-D_3) is written into the location addressed by the information on the address lines (A_0-A_3) . The outputs are preconditioned such that the correct data is present at the data outputs (O_0-O_3) when the write cycle is complete. This preconditioning operation

insures minimum write recovery times by eliminating the "write recovery glitch".

Reading is accomplished with an active LOW on the chip select line (CS) and a HIGH on the write enable (WE) line. The information stored is read out from the addressed location and presented at the outputs in inverted or non-inverted format.

During the write operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.



Selection Guide (For higher performance and lower power refer to CY7C189/90 data sheet.)

		27S03A 27S07A	27S03, 27S07 74S189	27LS03
Maximum Access Time (ns)	Commercial	25	35	
	Military	25	35	65
Maximum Operating Current (mA)	Commercial	90	90	
Maximum Operating Current (max)	Military	100	100	38



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C
Ambient Temperature with Power applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to 8) $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage3.0V to +7.0V
Output Current, into Outputs (Low)20 mA

Static Discharge Voltage	.>2001 V
(per MIL-STD-883 Method 3015)	
Latchup Current	>200 mA

Operating Range

Range	Ambient Temperature	v_{cc}		
Commercial	0°C to +70°C	5V ± 10%		
Military[5]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over the Operating Range^[6]

Parameters	Description	Test Cond	74S189, 27S03, 27S07		27LS03		Units	
			Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} =	2.4		2.4		v	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	= 16.0 mA		0.45			v
		$V_{CC} = Min., I_{OL} =$				0.45	v	
v_{IH}	Input HIGH Voltage		2.0	v_{cc}	2.0	v_{cc}	v	
V_{IL}	Input LOW Voltage		-3.0	0.8	-3.0	0.8	v	
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-10	+ 10	-10	+ 10	μΑ	
V _{CD}	Input Diode Clamp Voltage[1]							
Ioz	Output Leakage Current	$GND \le V_0 \le V_{CC}$	-40	+40	-40	+40	μΑ	
Ios	Output Short Circuit Current [2]	$V_{CC} = Max., V_{OU}$		-90		-90	mA	
_	D C 1 C .	$V_{CC} = Max.,$	Commercial		90			mA
I_{CC}	Power Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		100	1	38	mA

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	4	E
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pF

Notes:

- 1. The CMOS process does not provide a clamp diode. However these devices are insensitive to -3V dc input levels and -5V undershoot pulses of less than 5 ns (measured at 50% points).
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Output is precoditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.



Switching Characteristics Over the Operating Range [6, 7]


Parameters	Description	27S03A 27S07A		27S03 27S07		74S189		27LS03		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	}
READ CYCI	Æ					-				
tRC	Read Cycle Time	25		35		35		65		ns
t _{AA}	Address to Data Valid ^[10]		25		35		35		65	ns
tACS	CS Low to Data Valid[10]		15		17		22		35	ns
tHZCS	CS HIGH to High Z ^[9, 11, 12]		15		20		17		35	ns
WRITE CYC	LE[3, 7, 8]									
twc	Write Cycle Time	25		35		35		65		ns
tsa	Address Set-up to Write Start	0		0		0		0		ns
tHA	Address Hold from Write End	0		0		0		0		ns
tscs	CS Set-up to Write Start					0				ns
tHCS	CS Hold from Write End		-			0				ns
t _{SD}	Data Set-up to Write End	20		25		20		55		ns
tHD	Data Hold from Write End	0		0		0		0		ns
tPWE	WE Pulse Width	20		25		20		55		ns
tHZWE	WE LOW to High Z ^[9, 11, 12]		20		25		20		35	ns
tAWE	WE HIGH to Output Valid[10]		20		35		30		35	ns

Notes:

- 7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 8. The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to intiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from 1.5V level on
- 10. t_{AA}, t_{ACS} and t_{AWE} are tested with C_L = 30 pF as in Figure 1a. Timing is referenced to 1.5V on the inputs and outputs.
- 11. t_{HZCS} and t_{HZWE} are tested with $C_L = 5$ pF as in Figure 1b.

12. At any given temperature and voltage condition, tHZCS is less than tLZCS for any given device.

Bit Map




Address Designators

Address Name	Address Function	Pin Number
\mathbf{A}_{0}	AX0	1
\mathbf{A}_1	AX1	15
A ₂	AY0	14
A ₃	AY1	13



AC Test Loads and Waveforms






Figure 1a


Figure 1b

Equivalent to: THÉVENIN EQUIVALENT


OUTPUT O 92\(\text{92}\) 91.92V

0006-5

Read Mode



Write Mode



0006-8

(All above measurements referenced to 1.5V)

Note: Timing diagram represents one solution which results in optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY27S03APC CY27S07APC	Pi	Commercial
	CY27S03ADC CY27S07ADC	D2	
	CY27S03ALMB CY27S07ALMB	L61	Military
	CY27S03ADMB CY27S07ADMB	D2	
35	CY27S03PC CY27S07PC CY74S189PC	P1	Commercial
	CY27S03DC CY27S07DC CY74S189DC	D2	
	CY27S03LC CY27S07LC	L61	
	CY27S03LMB CY27S07LMB	L61	Military
	CY27S03DMB CY27S07DMB	D2	
65	CY27LS03LMB	L61	Military
	CY27LS03DMB	D2	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
VIL Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7,8,9,10,11
t _{AA}	7,8,9,10,11
t _{ACS}	7,8,9,10,11
WRITE CYCL	E
twc	7,8,9,10,11
t _{SA}	7,8,9,10,11
t _{HA}	7,8,9,10,11
t _{SCS}	7,8,9,10,11
tHCS	7,8,9,10,11
t_{SD}	7,8,9,10,11
t _{HD}	7,8,9,10,11
tpwE	7,8,9,10,11
t _{AWE}	7,8,9,10,11

Document #: 38-00041-C



256 x 4 Static R/W RAM

Features

- 256 x 4 static RAM for control stores in high speed computer
- Processed with high speed CMOS for optimum speed/power
- Separate inputs and outputs
- Low power
 - Standard power: 660 mW (commercial) 715 mW (military)
 - Low power:440 mW (commercial)495 mW (military)
- 5 volt power supply $\pm 10\%$ tolerance both commercial and military
- Capable of withstanding greater than 2001V static discharge

Functional Description


The CY93422 is a high performance CMOS static RAM organized as 256 x 4 bits. Easy memory expansion is provided by an active LOW chip select one $(\overline{\text{CS}}_1)$ input, an active HIGH chip select two (CS_2) input, and three-state outputs.

An active LOW write enable input (WE) controls the writing/reading operation of the memory. When the chip select one (\overline{CS}_1) and write enable (WE) inputs are LOW and the chip select two (CS₂) input is HIGH, the information on the four data inputs D_0 to D_3 is written into the addressed memory word and the output circuitry is preconditioned so that the correct data is present at the outputs when the write cycle is complete. This preconditioning

operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one $(\overline{CS_1})$ input LOW, the chip select two input (CS_2) and write enable (\overline{WE}) inputs HIGH, and the output enable input (\overline{OE}) LOW. The information stored in the addressed word is read out on the four non-inverting outputs O_0 to O_3 .

The outputs of the memory go to an active high impedance state whenever chip select one (\overline{CS}_1) is HIGH, chip select two (CS_2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.



Selection Guide (For higher performance and lower power refer to CY7C122 data sheet)

		93422A	93L422A	93422	93L422
16 i A T' ()	Commercial	35	45	45	60
Maximum Access Time (ns)	Military	45	55	60	75
Main On the Control (A)	Commercial	120	80	120	80
Maximum Operating Current (mA)	Military	130	90	130	90



Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature-65°C to +150°C Ambient Temperature with

Power Applied55°C to +125°C Supply Voltage to Ground Potential

Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015)

Latchup Current>200 mA

Operating Range

Range	V _{CC}	Ambient Temperature
Commercial	5V ± 10%	0°C to +75°C
Military[6]	5V ± 10%	-55°C to +125°C

Function Table

]	Inputs			Outputs	Mada
CS ₂	$\overline{\text{CS}_1}$	$\overline{\mathbf{W}}\overline{\mathbf{E}}$	ŌĒ	D _n	On	Mode
L	X	X	X	X	*HIGH Z	Not Select
X	Н	X	X	X	*HIGH Z	Not Select
Н	L	H	H	X	*HIGH Z	Output Disable
Н	L	Н	L	х	Selected Data	Read Data
Н	L	L	X	L	*HIGH Z	Write "0"
Н	L	L	X	Н	*HIGH Z	Write "1"

 $H = High\ Voltage\ Level \ L = Low\ Voltage\ Level \ X = Don't\ Care$ *HIGH Z implies outputs are disabled or off. This condition is defined as a high impedance state for the CY93422.

DC Electrical Characteristics Over Operating Range^[5]

Parameters Description		Test Conditions			93422 93422A		93L422 93L422A		
					Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -5.2 \text{ mA}$	2.4		2.4		v	
V _{OL}	Output LOW Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 8.0 \text{ mA}$		0.45		0.45	v	
V _{IH}	Input HIGH Level[1]	Guaranteed Input Logical HI Voltage for all Inputs	GH	2.1		2.1		v	
V _{IL}	Input LOW Level ^[1]	Guaranteed Input Logical LOW Voltage for all Inputs			0.8		0.8	v	
I _{IL}	Input LOW Current	$V_{CC} = Max., V_{IN} = 0.40V$			-300		-300	μΑ	
I _{IH}	Input HIGH Current	$V_{CC} = Max., V_{IN} = 4.5V$			40		40	μΑ	
I _{SC}	Output Short Circuit Current	$V_{\rm CC} = Max., V_{\rm OUT} = 0.0V^{\dagger}$	2]		-90		-90	mA	
			$T_A = 125^{\circ}C$		110		70		
T	D C	All $Inputs = GND$,	$T_A = 75^{\circ}C$		110		70		
I_{CC}	Power Supply Current	$V_{CC} = Max.$	$T_A = 0$ °C		120		80	mA.	
			$T_A = -55^{\circ}C$		130		90		
v_{CL}	Input Clamp Voltage			See 1	Note 4	See 1	Note 4		
T	Output I salvaga Current	$V_{OUT} = 2.4V$			50		50		
I _{CEX}	Output Leakage Current	$V_{OUT} = 0.5V, V_{CC} = Max.$		-50	,	-50		μΑ	
C _{IN}	Input Pin Capacitance	See Note 3			4		4	pF	
C _{OUT}	Output Pin Capacitance	See Note 3			7		7	pF	

Notes:

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- Tested initially and after any design or process changes that may affect these parameters.
- 4. The CMOS process does not provide a clamp diode. However, the CY93422 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 5. See the last page of this specification for Group A subgroup testing information.
- 6. TA is the "instant on" case temperature.



Commercial Switching Characteristics $V_{CC} = 5V \pm 10\%$, $T_A = 0$ °C to +75°C (Unless Otherwise Noted)

Parameters	Description	934	22A	931.422A		93422		93L422		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PLH(A)} [1] t _{PHL(A)} [1]	Delay from Address to Output (Address Access Time) (See Figure 2)		35		45		45		60	ns
t_{PZH} (\overline{CS}_1 , CS_2) t_{PZL} (\overline{CS}_1 , CS_2)	Delay from Chip Select to Active Output and Correct Data (See Figure 2)		25		30		30		35	ns
t _{PZH} (WE) t _{PZL} (WE)	Delay from Write Enable to Active Output and Correct Data (Write Recovery) (See Figure 1)		25		40		40		45	ns
t _{PZH} (OE) t _{PZL} (OE)	Delay from Output Enable to Active Output and Correct Data (See Figure 2)		25		30		30		35	ns
t _s (A)	Setup Time Address (Prior to Initiation of Write) (See Figure 1)	5		5		10		10		ns
t _h (A)	Hold Time Address (After Termination of Write) (See Figure 1)	5		5		5		5		ns
t _s (DI)	Setup Time Data Input (Prior to Initiation of Write) (See Figure 1)	5		5		5		5.		ns
t _h (DI)	Hold Time Data Input (After Termination of Write) (See Figure 1)	5		5		5		5		ns
$t_s(\overline{CS}_1, CS_2)$	Setup Time Chip Select (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
$t_h(\overline{CS}_1, CS_2)$	Hold Time Chip Select (After Termination of Write) (See Figure 1)	5		5		5		5		ns
t _{pw} (WE)	Minimum Write Enable Pulse Width to Insure Write (See Figure 1)	20		40		30		45		. ns
$\begin{array}{c} t_{PHZ}\left(\overline{CS}_{1},CS_{2}\right) \\ t_{PLZ}\left(\overline{CS}_{1},CS_{2}\right) \end{array}$	Delay from Chip Select to Inactive Output (HIGH Z) (See Figure 2)		30		40		30		45	ns
t _{PHZ} (WE) t _{PLZ} (WE)	Delay from Write Enable to Inactive Output (HIGH Z) (See Figure 1)		30		40		35		45	ns
t _{PHZ} (OE) t _{PLZ} (OE)	Delay from Output Enable to Inactive Output (HIGH Z) (See Figure 2)		30		40		30		45	ns

Notes:

timing referenced to 1.5V. t_{PHZ} (WE), t_{PHZ} (CS1, CS2) and t_{PHZ} (OE) are measured with S_1 open, $C_L \leq 5$ pF and are measured between the 1.5V level on the input to the $V_{OH}-500$ mV level on the output. t_{PLZ} (WE), t_{PLZ} (CS2, CS2) and t_{PLZ} (OE) are measured with S_1 closed and $C_L \leq 5$ pF and are measured between the 1.5V level on the input and the $V_{OL}+500$ mV level on the output.

tp_{LH} (A) and tp_{HL} (A) are tested with S₁ closed and C_L = 15 pF with both input and output timing referenced to 1.5V.
 tp_{ZH} (WE), tp_{ZH} (CS₁, CS₂) and tp_{ZH} (OE) are measured with S₁ open, C_L = 15 pF and with both the input and output timing referenced to 1.5V. tp_{ZL} (WE), tp_{ZL} (CS₁, CS₂) and tp_{ZL} (OE) are measured with S₁ closed, C_L = 15 pF and with both the input and output



Military Switching Characteristics $V_{CC} = 5V \pm 10\%$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$ (Unless Otherwise Noted)^[5]

Parameters	Description		93422A		93L422A		93422		93L422	
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PLH(A)} [1] t _{PHL(A)} [1]	Delay from Address to Output (Address Access Time) (See Figure 2)		45		55		60		75	ns
$\begin{array}{c} t_{PZH} (\overline{CS}_1, CS_2) \\ t_{PZL} (\overline{CS}_1, CS_2) \end{array}$	Delay from Chip Select to Active Output and Correct Data (See Figure 2)		35		40		45		45	ns
t _{PZH} (WE) t _{PZL} (WE)	Delay from Write Enable to Active Output and Correct Data (Write Recovery) (See Figure 1)		40		45		50		50	ns
t _{PZH} (OE) t _{PZL} (OE)	Delay from Output Enable to Active Output and Correct Data (See Figure 2)		35		40		45		45	ns
t _s (A)	Setup Time Address (Prior to Initiation of Write) (See Figure 1)	5		10		10		10		ns
t _h (A)	Hold Time Address (After Termination of Write) (See Figure 1)	5		5	_	5		10		ns
t _s (DI)	Setup Time Data Input (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
t _h (DI)	Hold Time Data Input (After Termination of Write) (See Figure 1)	5		5		5		5		ns
$t_s(\overline{CS}_1, CS_2)$	Setup Time Chip Select (Prior to Initiation of Write) (See Figure 1)	5		5		5		5		ns
t_h (\overline{CS}_1 , CS_2)	Hold Time Chip Select (After Termination of Write) (See Figure 1)	5		5		5		10		ns
t _{pw} (WE)	Minimum Write Enable Pulse Width to Insure Write (See Figure 1)	35		40		40		45		ns
$t_{PHZ} (\overline{CS}_1, CS_2)$ $t_{PLZ} (\overline{CS}_1, CS_2)$	Delay from Chip Select to Inactive Output (HIGH Z) (See Figure 2)		35		40		45		45	ns
t _{PHZ} (WE) t _{PLZ} (WE)	Delay from Write Enable to Inactive Output (HIGH Z) (See Figure 1)		40		40		45		45	ns
t _{PHZ} (OE) t _{PLZ} (OE)	Delay from Output Enable to Inactive Output (HIGH Z) (See Figure 2)		35		40		45		45	ns

timing referenced to 1.5V. t_{PHZ} (WE), t_{PHZ} (CS1, CS2) and t_{PHZ} (OE) are measured with S_1 open, $C_L \leq 5$ pF and are measured between the 1.5V level on the input to the $V_{OH}-500$ mV level on the output. t_{PLZ} (WE), t_{PLZ} (CS1, CS2) and t_{PLZ} (OE) are measured with S_1 closed and $C_L \leq 5$ pF and are measured between the 1.5V level on the input and the $V_{OL}+500$ mV level on the output.

tp_{LH} (A) and tp_{HL} (A) are tested with S₁ closed and C_L = 15 pF with both input and output timing referenced to 1.5V.
 tp_{ZH} (WE), tp_{ZH} (CS₁, CS₂) and tp_{ZH} (OE) are measured with S₁ open, C_L = 15 pF and with both the input and output timing referenced to 1.5V. tp_{ZL} (WE), tp_{ZL} (CS₁, CS₂) and tp_{ZL} (OE) are measured with S₁ closed, C_L = 15 pF and with both the input and output

permitted

Does not

apply

0002-4

unknown

is high

Center line

impedance "off" state

0002-5



ENABLE

O_X DATA

OUTPUT

ts(A)

ts(CS₁, CS₂)

tPZH (CS1 CS2)

Switching Waveforms **Key to Timing Diagram** Write Mode (with $\overline{OE} = Low$) Waveform Inputs Outputs CHIP SELECT Must be Will be steady steady A₀-A₇ Will be May change changing INPUTS from H to L from H to L D_X Will be May change changing INPUT from L to H from L to H t_s(DI) th(DI) Don't care; Changing; WE WRITE any change state

th(A)

tpzH (WE)

tpzL (WE)

tPHZ (WE)

tPLZ (WE)

th(CS1, CS2)

Figure 1

tPHZ (CS1, CS2)

tPLZ(CS1, CS2) 0002-3

Read Mode ADDRESS ADDRESS k ADDRESS i ADDRESS i 1.5 V A0-A7 OE OR CS1 1.5 V CS2 tPLZ(CS1) tpzH(CS1) tpzL(CS1) tPHZ (ČŠ1) tPHL(A) tpLH(A) tPZH (CS2 tPZH (OE) tPLZ (CS2 tPLZ (OE) tPZL (CS2) tPHZ (CS2) MAX. MAX. MIN. MIN. -MAX.→ MIN. -MIN. -MIN MIN. O_X DATA OUT IIIIIШ READ A LOW DISABLE OUTPUT READ A HIGH DISABLE ENABLE READ A HIGH OUTPUT DISABLED IN ADDRESS ; OUTPUT IN ADDRESS OUTPUT

Switching delays from address input, output enable input and the chip select inputs to the data output. The CY93422 disabled output in the "OFF" condition is represented by a single center line.

Figure 2




Figure 3

See Notes 1 and 2 of Switching Characteristics



Ordering Information

Speed	Order	ing Code	Package	Operating
(ns)	Std. Power	Low Power	Туре	Range
35	CY93422APC CY93422ADC CY93422ALC		P7 D8 L54	Commercial
45	CY93422PC CY93422DC CY93422LC	CY93L422APC CY93L422ADC CY93L422ALC	P7 D8 L54	Commercial
	CY93422ADMB CY93422ALMB		D8 L54	Military
55		CY93L422ADMB CY93L422ALMB	D8 L54	Military
60	CY93422DMB CY93422LMB		D8 L54	Military
		CY93L422PC CY93L422DC CY93L422LC	P7 D8 L54	Commercial
75		CY93L422DMB CY93L422LMB	D8 L54	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v_{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IL}	1,2,3
I _{IH}	1,2,3
I _{CC}	1,2,3
I _{CEX}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{PLH(A)}	7,8,9,10,11
tpHL(A)	7,8,9,10,11
t _{PZH} (CS ₁ ,CS ₂)	7,8,9,10,11
t _{PZL} (CS ₁ ,CS ₂)	7,8,9,10,11
t _{PZH} (WE)	7,8,9,10,11
t _{PZL} (WE)	7,8,9,10,11
t _{PZH} (OE)	7,8,9,10,11
t _{PZL} (OE)	7,8,9,10,11
t _s (A)	7,8,9,10,11
t _h (A)	7,8,9,10,11
t _s (DI)	7,8,9,10,11
t _h (DI)	7,8,9,10,11
$t_s(\overline{CS}_1, CS_2)$	7,8,9,10,11
$t_h (\overline{CS}_1, CS_2)$	7,8,9,10,11
t _{pw} (WE)	7,8,9,10,11

Document #: 38-00022-C



128K x 8 Static RAM Module

Features

- High-density 1 Megabit SRAM Module
- High speed CMOS SRAMs
 Access time 45 ns
- 32 pin 0.6 in. wide DIP package
- JEDEC compatible pin-out
- Low active power 1.2 W (max)
- Hermetic SMD Technology
- · TTL compatible inputs and outputs
- Commercial and Military Temperature Ranges
- 2 V data retention (L version)


Functional Description

The CYM1420 is a very high performance 1 Megabit Static RAM module organized as 128K words by 8 bits. The module is constructed using four 32K x 8 Static RAMs in Leadless Chip Carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher order addresses A_{15} and A_{16} and select one of the four RAMs.

Writing to the memory module is accomplished when the chip select $\overline{(CS)}$ and write enable $\overline{(WE)}$ inputs are both LOW. Data on the eight input/output pins $\overline{(I/O_0)}$

through I/O₇) is written into the memory location specified on the address pins (A_o through A_{10}). Reading the device is accomplished by taking chip select ($\overline{\text{CS}}$), and output enable ($\overline{\text{OE}}$) LOW, while write enable ($\overline{\text{WE}}$) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

		1420HD-45	1420HD-55
Maximum Access time (ns)		45	55
Maria Carata Carata	Commercial	210	210
Maximum Operating Current (mA)	Military	210	210
Maximum Standby Current (m A)	Commercial	80	80
Maximum Standby Current (mA)	Military	80	80



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied -55°C to + 125°C

Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State -0.5V to +7.0V

DC Input Voltage -0.5V to +7.0V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Dawa	Description	Test Conditions	CYM1420HD		
Parameters	Description	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA	2.4		· v
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-15	+ 15	μΑ
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-15	+ 15	μΑ
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-300	mA
I _{CC}	VCC Operating Supply Current	$\frac{V_{CC} = Max., I_{OUT} = 0 \text{ mA}}{CS = V_{IL}}$		210	mA
I_{SB_1}	Automatic CS [2] Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		80	mA
I_{SB_2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{CC}, \overline{\text{CS}} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V \end{array}$		80	mA


Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	35	рF
COUT	Output Capacitance	$V_{CC} = 5.0V$	40	pr


Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4]

Davamatana	Description	1420	HD-45	1420HD-55		Unit
Parameters	Description	Min.	Max.	Min.	Max.	- Omit
READ CYCLE						
t _{RC}	Read Cycle Time	45		55		ns
tAA	Address to Data Valid		45		55	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
tACS	CS LOW to Data Valid		45		55	ns
tDOE	OE LOW to Data Valid		25		30	ns
t _{LZOE}	OE LOW to LOW Z	5		5	1	ns
tHZOE	OE HIGH to HIGH Z		20		25	ns
t _{LZCS}	CS LOW to Low Z ^[6]	5		5		ns
tHZCS	CS HIGH to High Z [5,6]		20		25	ns
tPU	CS LOW to Power Up	0		0		ns
t _{PD}	CS HIGH to Power Down	-	45		55	ns
WRITE CYCL	E [7]					
twc	Write Cycle Time	45		55		ns
t _{SCS}	CS LOW to Write End	40		45		ns
t _{AW}	Address Set-up to Write End	40		45		ns
t _{HA}	Address Hold from Write End	5		5		ns
tSA	Address Set-up to Write Start	5		5		ns
t _{PWE}	WE Pulse Width	25		30		ns
t _{SD}	Data Set-up to Write End	20		25		ns
tHD	Data Hold from Write End	5		5		ns
tLZWE	WE HIGH to Low Z ^[6]	5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	15	0	25	ns

Notes:

 $8.\overline{WE}$ is HIGH for read cycle.

- 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

^{4.}Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I $_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.

^{5.}t_{HZCS} and t_{HZWE} are specified with $C_L=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.

^{6.}At any given temperature and voltage condition t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.

^{7.} The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.



Data Retention Characteristics (L Version Only)


		M	СҮМ	Timito	
Parameters	Description	Test Conditions	Min.	Max.	Units
V_{DR}	V _{CC} for Retention Data		2.0		V
I _{CCDR}	Data Retention Current	$V_{CC} = 2.0V,$ $\overline{CS} \ge V_{CC} - 0.2V$		16	mA
^t CDR ^[13]	Chip Deselect to Data Retention Time	$CS \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _R [13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	^t RC ^[12]		ns
I _{LI} [13]	Input Leakage Current			8	μА

Notes:

12. t_{RC} = Read Cycle Time.


13. Guaranteed, not tested.

Data Retention Waveform



Switching Waveforms [10]


Read Cycle No. 1[8, 9]




1420-7



Switching Waveforms (Continued)




Write Cycle No. 1 (WE Controlled) [7, 11]



1420-9

1420-8

Write Cycle No. 2 ($\overline{\text{CS}}$ Controlled)^[7, 11]



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

CS	WE	ŌĒ	Input/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	' X	Data In	Write
L	н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
45	CYM1420HD-45C	HD04	Commercial
	CYM1420LHD-45C	HD04	Commercial
	CYM1420HD-45MB	HD04	V:1:4
	CYM1420LHD-45MB	HD04	Military
55	CYM1420HD-55C	HD04	Commercial
	CYM1420LHD-55C	HD04	Commercial
	CYM1420HD-55MB	HD04	Military
	CYM1420LHD-55MB	HD04	Willitary

Document #: 38-M-00001



128K x 8 Static RAM Module

Features

- High-density 1 Megabit SRAM Module
- High speed CMOS SRAMs
 Access time 70 ns
- 32 pin 0.6 in. wide DIP package
- JEDEC compatible pin-out
- Low active power 660 mW (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Commercial and Military Temperature Ranges
- 2 V data retention (L version)


Functional Description

The CYM1421 is a high performance 1 Megabit Static RAM module organized as 128K words by 8 bits. The module is constructed using four 32K x 8 Static RAMs in Leadless Chip Carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher order addresses A_{15} and A_{16} and select one of the four RAMs.

Writing to the memory module is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the eight input/output pins $(I/O_0$

through I/O_7) is written into the memory location specified on the address pins (A_o through A_{10}). Reading the device is accomplished by taking chip select (\overline{CS}), and output enable (\overline{OE}) LOW, while write enable (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

		1421HD-70	1421HD-85
Maximum Access time (ns)		70	85
	Commercial	. 120	120
Maximum Operating Current (mA)	Military	120	120
Mariana Standbar Comment (m. A.)	Commercial	70	70
Maximum Standby Current (mA)	Military	70	70



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Supply Voltage to Ground Potential -0.3V to +7.0V

DC Voltage Applied to Outputs

in High Z State -0.3V to +7.0V

DC Input Voltage-0.3V to +7.0V

Output Current into Outputs (Low) 50 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Down of our	Dogovintion	Test Conditions	CYM1421HD		
Parameters	Description	Test Conditions	Min.	Max.	Units
VOH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$	2.4		V.
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC}	V
$V_{\rm IL}$	Input LOW Voltage		-0.3	0.8	V.
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-10	+ 10	μА
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-10	+ 10	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max$, $I_{OUT} = 0 \text{ mA}$ $CS = V_{IL}$		120	mA
I _{SB1}	Automatic CS [2] Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		70	mA
I _{SB2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CS}} \geq V_{\text{CC}} - 0.2V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.2V \text{ or} \\ V_{\text{IN}} \leq 0.2V \end{array}$		20	mA


Capacitance[3]

<u>F</u>				
Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	35	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	40	pr

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



OUTPUT O 40012 O 2.0 V 1421-5



Switching Characteristics Over Operating Range [4]

D	Description	1421	1421HD-70			Units
Parameters	Description	Min.	Max.	Min.	Max.	Units
READ CYCL	Е					
tRC	Read Cycle Time	70		85		ns
t _{AA}	Address to Data Valid		70		85	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
tACS	CS LOW to Data Valid		70		85	ns
tDOE	OE LOW to Data Valid		40		50	ns
tLZOE	OE LOW to LOW Z	5		5		ns
tHZOE	OE HIGH to HIGH Z		30		35	ns
tLZCS	CS LOW to Low Z ^[6]	5		5		ns
tHZCS	CS HIGH to High Z ^[5, 6]		35		-35	ns
WRITE CYCI	LE ^[7]					
twc	Write Cycle Time	70		85		ns
tscs	CS LOW to Write End	65		75		ns
t _{AW}	Address Set-up to Write End	65		75		ns
t _{HA}	Address Hold from Write End	10		15		ns
t _{SA}	Address Set-up to Write Start	25		25	-	ns
t _{PWE}	WE Pulse Width	30		35		ns
t _{SD}	Data Set-up to Write End	20		20		ns
tHD	Data Hold from Write End	10		10		ns
tLZWE	WE LOW to Low Z ^[6]	5		5		ns
tHZWE	WE HIGH to High Z ^[5, 6]	0	45	0	50	ns

Notes:

^{4.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL} Π_{OH} and 30 pF load capacitance.

^{5.}t $_{HZCS}$ and t_{HZWE} are specified with $C_L=5~pF$ as in Figure 1b. Transition is measured $\pm 500~mV$ from steady state voltage.

^{6.}At any given temperature and voltage condition, $t_{HZCS}\,$ is less than $t_{LZCS}\,$ for any given device. These parameters are guaranteed and not $100\%\,$ tested.

^{7.} The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

^{8.}WE is HIGH for read cycle.

^{9.}Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$. 10.Address valid prior to or coincident with \overline{CS} transition low.

^{11.} Data I/O will be high impedance if $\overline{OE} = V_{IH}$.



Data Retention Characteristics (L Version Only)


D	Desire	m - 4 C - 3141	CYMI	T	
Parameter	Description	Test Conditions	Min.	Max.	Units
V_{DR}	V _{CC} for Retention Data	V 20V	2.0		V
ICCDR	Data Retention Current	$\frac{V_{CC} = 2.0V,}{\overline{CS} \ge V_{CC} - 0.2V}$		250	μA
^t CDR [13]	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC} - 0.2V$	0		ns
t _R [13]	Operation Recovery Time	or $V_{IN} \le 0.2V$	t _{RC^[12]}		ns

Notes:

12. t_{RC} = Read Cycle Time.


13. Guaranteed, not tested.

Data Retention Waveform



Switching Waveforms [10]


Read Cycle No. 1[8, 9]







Switching Waveforms (Continued)

Read Cycle No. 2^[8, 10]



Write Cycle No. 1 (WE Controlled) [7, 11]





Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

CS	WE	ŌE	Input/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
	CYM1421HD-70C	HD04	Commercial
70	CYM1421LHD-70C	HD04	Commercial
/0	CYM1421HD-70M	HD04	Mille
	CYM1421LHD-70M	HD04	Military
	CYM1421HD-85C	HD04	Commercial
85	CYM1421LHD-85C	HD04	Commerciai
	CYM1421HD-85M	HD04	Military
	CYM1421LHD-85M	HD04	Military

Document #: 38-M-00002



128K x 8 Static RAM Module

Features

- High-density 1M bit SRAM Module
- High speed CMOS SRAMs
 - Access time 30 ns
- Low active power 1.3 W (max)
- SMD technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .50 in.
- Small PCB footprint 0.8 sq in.
- 2V data retention (L version)


Functional Description

The CYM1422 is a high performance 1 Megabit Static RAM module organized as 128K words by 8 bits. This module is constructed using four 64K x 4 Static RAMs in SOJs mounted onto a single sided multilayer epoxy laminate board with pins. A decoder is used to interpret the higher order address A16 and select one pair of the four RAMs.

Writing to the memory module is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the eight input/output pins (I/O0

through I/O7) is written into the memory location specified on the address pins (A0 through A16). Reading the device is accomplished by taking chip select (\overline{CS}) and output enable (\overline{OE}) LOW, while write enable (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

	1422PS-30	1422PS-35	1422PS-45	1422PS-55
Maximum Access time (ns)	30	35	45	55
Maximum Operating Current (mA)	230	230	230	230
Maximum Standby Current (mA)	80	80	80	80



Maximum Ratings

(Above which the useful life may be impaired)	
Storage Temperature65°C to +150°C	2

Ambient Temperature with

Power Applied-10°C to +90°C

Supply Voltage to Ground Potential -0.5V to $\,+\,7.0V$

DC Voltage Applied to Outputs

in High Z State -0.5V to +7.0V

DC Input Voltage -0.5V to +7.0V

Electrical Characteristics Over Operating Range

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Parameters Description		Test Conditions	CYM	YY	
Parameters	Description	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.2	V _{CC}	v
V_{IL}	Input LOW Voltage		-0.5	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-15	+ 15	μА
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-15	+ 15	μА
ICC	V _{CC} Operating Supply Current	$\frac{V_{CC} = Max., I_{OUT} = 0 \text{ mA}}{CS} \le V_{IL}$		230	mA
I_{SB_1}	Automatic CS [2] Power Down Current	Max. V_{CC} ; $\overline{CS} \ge V_{IH}$ Min. Duty Cycle = 100%		80	mA
I_{SB_2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. V}_{CC}; \overline{\text{CS}} \geq \text{V}_{CC} - 0.3\text{V}, \\ \text{V}_{IN} \geq \text{V}_{CC} - 0.3\text{V or} \\ \text{V}_{IN} \leq 0.3\text{V} \end{array}$		80	mA


Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz.	40	рF
Cour	Output Capacitance	$T_A = 25$ °C, f = 1 MHz, $V_{CC} = 5.0V$	30	pr

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT



Switching Characteristics Over Operating Range [4]

D	D	1422F	PS-30	1422PS-35		1422PS-45		1422PS-55		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE				•					
^t RC	Read Cycle Time	30		35		45		55		ns
t _{AA}	Address to Data Valid		30		35		45		55	ns
tOHA	Data Hold from Address Change	3		3		3		3		ns
tACS	CS LOW to Data Valid		30		35		45		55	ns
t _{DOE}	OE LOW to Data Valid		20		25		30		30	ns
t _{LZOE}	OE LOW to LOW Z	3		3		3		3		ns
tHZOE	OE HIGH to HIGH Z		20		20		20		20	ns
tLZCS	CS LOW to Low Z [6]	3		3		3		3		ns
tHZCS	CS HIGH to High Z [5, 6]		15		20		20		20	ns
tpU	CS LOW to Power Up	0		0		0		0		ns
tpD	CS HIGH to Power Down		30		35		45		55	ns
WRITE CY	(CLE [7]	-								-
twc	Write Cycle Time	25		30		40		50		ns
tscs	CS LOW to Write End	30		35		45		55		ns
t _{AW}	Address Set-up to Write End	30		35		45		55		ns
t _{HA}	Address Hold from Write End	4		5		5		5		ns
tSA	Address Set-up to Write Start	5		5		5		5		ns
t _{PWE}	WE Pulse Width	25		35		35		40		ns
tSD	Data Set-up to Write End	15		20		20		25		ns
t _{HD}	Data Hold from Write End	5		5		5		5		ns
tLZWE	WE HIGH to Low Z ^[6]	3		3		3		3		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	15	0	20	0	25	0	30	ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 5. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 6. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is HIGH for read cycle.
- 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with CS transition low.
- 11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$



Data Retention Characteristics (L Version Only)


D	D	Test Conditions	CYM1	422	Tiulda
Parameter	Description	rest Conditions	Min.	Max.	Units
V_{DR}	V _{CC} for Retention Data		2.0		V
ICCDR	Data Retention Current	$V_{CC} = 2.0V,$ $\overline{CS} \ge V_{CC} - 0.2V$		16	mA
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\begin{array}{c} CS \geq V_{CC} - 0.2V \\ V_{IN} \geq V_{CC} - 0.2V \end{array}$	0		ns
t _R [13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC^[12]}		ns
I _{LI} [13]	Input Leakage Current	1		16	μА

Notes:

12. t_{RC} = Read Cycle Time.


13. Guaranteed, not tested.

Data Retention Waveform



Switching Waveforms[11]

Read Cycle No. 1[8,9]




1422-7




Switching Waveforms (Continued)


Read Cycle No. 2[8, 10]



Write Cycle No. 1 (WE Controlled)[7]



1422-9



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.

DATA UNDEFINED

DATA OUT



Truth Table

<u></u> C S	WE	ŌĒ	Input/Outputs	Mode
н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	M1422PS-30C	PS03	Commercial
	M1422LPS-30C	PS03	
35	M1422PS-35C	PS03	*
	M1422LPS-35C	PS03	
45	M1422PS-45C	PS03	
	M1422LPS-45C	PS03	
55	M1422PS-55C	PS03	
	M1422LPS-55C	PS03	

Document #: 38-M-00003



512K x 8 Static RAM Module

Features

- High-density 4 Megabit SRAM Module
- High speed CMOS SRAMs
 - Access time 45 ns
- Low active power 2.5 W (max)
- Double-sided SMD Technology
- TTL compatible inputs and outputs
- Low profile version (PF)
 - Max. height .315 in.
- Small footprint SIP version (PS)
 - PCB layout area 1.5 sq in.


Functional Description

The CYM1460 is a high performance 4-Megabit Static RAM module organized as 512K words by 8 bits. This module is constructed from sixteen 32K x 8 SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the sixteen SRAMs from the high order address lines keeping the remaining fifteen devices in standby mode for minimum power consumption.

An active LOW write enable signal (WE) controls the writing/reading operation of

the memory. When $\overline{\text{MS}}$ and $\overline{\text{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\text{MS}}$ and $\overline{\text{OE}}$ active LOW, while $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

	1460PS-45 1460PF-45	1460PS-55 1460PF-55	1460PS-70 1460PF-70
Maximum Access time (ns)	45	55	70
Maximum Operating Current (mA)	450	450	450
Maximum Standby Current (mA)	320	320	320



Maximum Ratings

(Above which the useful life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage0.5V to +7.0V

Output Current into Outputs (Low)) 20 mA	

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over Operating Range


Parameters Description	5	The state of the s	CYM	CYM1460	
	Description	Test Conditions	Min.	Max.	
VOH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	VCC	V
Vil	Input LOW Voltage		-0.5	0.8	V
IIX	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+ 20	μΑ
Ioz	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_{I} \leq V_{CC} \\ \text{Output Disabled} \end{array}$	-20	+20	μА
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-300	mA
I_{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., \overline{MS} \le V_{IL}$ $I_{OUT} = 0 \text{ mA}$		450	mA
I _{SB1}	Automatic MS Power Down Current	Max. V_{CC} , $\overline{MS} \ge V_{IH}$, Min. Duty Cycle = 100%		320	mA
I _{SB2}	Automatic MS Power Down Current	Max. V_{CC} , $\overline{MS} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		320	mA

Capacitance[2]


Parameters	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	100	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	125	pr.

Notes:

AC Test Loads and Waveforms



THEVENIN EQUIVALENT Equivalent to:



Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

^{2.} Tested on a sample basis.



Switching Characteristics Over Operating Range [3]


Parameters	Description		PS-45 PF-45	1460PS-55 1460PF-55		1460PS-70 1460PF-70		Units
		Min.	Max.	Min.	Max.	Min.	Max.]
READ CYC	CLE							
^t RC	Read Cycle Time	45		55		70		ns
t _{AA}	Address to Data Valid		45		55		70	ns
tOHA	Data Hold from Address Change	5		5		5		ns
tAMS	MS LOW to Data Valid		45		55		70	ns
[†] DOE	OE LOW to Data Valid		20		25		30	ns
tLZOE	OE LOW to Low Z	0		0		0		ns
tHZOE	OE HIGH to High Z ^[4]		25		25		30	ns
tLZMS	MS LOW to Low Z ^[5]	5		5		5		ns
tHZMS	MS HIGH to High Z ^[4, 5]		25		30		35	ns
tpU	MS LOW to Power Up	0		0		0		ns
t _{PD}	MS HIGH to Power Down		45		55		70	ns
WRITE CY	CLE [6]							
twc	Write Cycle Time	45		55	-	70		ns
tSMS	MS LOW to Write End	40		50	-	60		ns
tAW	Address Set-up to Write End	40		50		60		ns
tHA	Address Hold from Write End	5		5		5		ns
tsA	Address Set-up to Write Start	5	-	5		5		ns
t _{PWE}	WE Pulse Width	35		45		55		ns
t _{SD}	Data Set-up to Write End	20		25		30		ns
t _{HD}	Data Hold from Write End	5		5		5		ns
tHZWE	WE LOW to High Z ^[4]		15		20		25	ns
tLZWE	WE HIGH to Low Z	_ 3		5		5		ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 4. t_{HZOE} , t_{HZMS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZMS} is less than t_{LZMS} for any given device. These parameters are guaranteed and not 100% tested.
- 6. The internal write time of the memory is defined by the overlap of MS LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 7. WE is HIGH for read cycle.
- 8. Device is continuously selected. \overline{OE} , $\overline{MS} = V_{IL}$.
- 9. Address valid prior to or coincident with MS transition LOW.
- 10. Data I/O is HIGH impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms


Read Cycle No. 1[8, 9]






Switching Waveforms (Continued)


Read Cycle No. 2^[7,9]



Write Cycle No. 1 (WE Controlled) [6, 10]



Write Cycle No. 2 (MS Controlled)[6, 10]



Note: If $\overline{\text{MS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

MS	WE	ŌĒ	Input/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Document #: 38-M-00004

Ordering Information

Speed Ordering Code		Package Type	Operating Range
45	CYM1460PS-45C CYM1460PF-45C	PS01 PF01	Commercial
55	CYM1460PS-55C CYM1460PF-55C	PS01 PF01	Commercial
70	CYM1460PS-70C CYM1460PF-70C	PS01 PF01	Commercial



512K x 8 Static RAM Module

Features

- High-density 4 Megabit SRAM Module
- High speed CMOS SRAMs
 - Access time 70 ns
- Low active power 660 mW (max)
- Double-sided SMD Technology
- TTL compatible inputs and outputs
- Low profile version (PF)
 - Max. height .315 in.
- Small footprint SIP version (PS)
 - PCB layout area 1.5 sq in.


Functional Description

The CYM1461 is a high performance 4-Megabit Static RAM module organized as 512K words by 8 bits. This module is constructed from sixteen 32K x 8 SRAMs in plastic surface mount packages on an epoxy laminate board with pins. Two choices of pins are available for vertical (PS) or horizontal (PF) through-hole mounting. On-board decoding selects one of the sixteen SRAMs from the high order address lines keeping the remaining fifteen devices in standby mode for minimum power consumption.

An active LOW write enable signal (WE) controls the writing/reading operation of

the memory. When $\overline{\text{MS}}$ and $\overline{\text{WE}}$ inputs are both LOW, data on the eight data input/output pins is written into the memory location specified on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, $\overline{\text{MS}}$ and $\overline{\text{OE}}$ active LOW, while $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the content of the location addressed by the information on the address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

	1461PS-70 1461PF-70	1461PS-85 1461PF-85	1461PS-100 1461PF-100
Maximum Access time (ns)	70	85	100
Maximum Operating Current (mA)	120	120	120
Maximum Standby Current (mA)	32	32	32



Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature -65° C to $+150^{\circ}$ C Ambient Temperature with Power Applied 0° C to $+70^{\circ}$ C

Supply Voltage to Ground Potential -0.3V to +7.0V

DC Voltage Applied to Outputs in High Z State -0.3V to +7.0V

Electrical Characteristics Over Operating Range

Opera	ting	Range
-------	------	-------

Range	Ambient Temperature	v _{cc}		
Commercial	0°C to +70°C	5V ± 10%		

Parameters	Description	Test Conditions	CY		
		rest Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$	2.4		V
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 2.0 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
$V_{\rm IL}$	Input LOW Voltage		-0.3	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μΑ
I _{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_{I} \leq V_{CC} \\ \text{Output Disabled} \end{array}$	-20	+20	μА
ICC	V _{CC} Operating Supply Current	$V_{CC} = Max., \overline{MS} \le V_{IL}$ $I_{OUT} = 0 \text{ mA}$		120	mA
I _{SB1}	Automatic MS Power Down Current	Max. V_{CC} , $\overline{MS} \ge V_{IH}$, Min. Duty Cycle = 100%		50	mA
I_{SB_2}	Automatic MS Power Down Current	Max. V_{CC} , $\overline{MS} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		32	mA


Capacitance[2]

Parameters	Description	Test Conditions	Max.	Units	
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	100	pF	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	125		

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested on a sample basis.

AC Test Loads and Waveforms





Switching Characteristics Over Operating Range [3]


Parameters	Description	1461PS-70 1461PF-70		1461PS-85 1461PF-85		1461PS-100 1461PF-100		Units
		Min.	Max.	Min.	Max.	Min.	Max.	1
READ CYC	CLE							
†RC	Read Cycle Time	70		85		100		ns
t _{AA}	Address to Data Valid		70		85		100	ns
^t OHA	Data Hold from Address Change	20		20		20		ns
†AMS	MS LOW to Data Valid		70		85		100	ns
[†] DOE	OE LOW to Data Valid		40		50		55	ns
tLZOE	OE LOW to Low Z	5		5		5		ns
tHZOE	OE HIGH to High Z ^[4]		35		35		40	ns
†LZMS	MS LOW to Low Z ^[5]	5		5		5		ns
^t HZMS	MS HIGH to High Z ^[4, 5]		35		35		40	ns
WRITE CY	CLE [6]							
twc	Write Cycle Time	70		85		100		ns
tSMS	MS LOW to Write End	70		80		85		ns
t _{AW}	Address Set-up to Write End	70		80		85		ns
†HA	Address Hold from Write End	5		5		5		ns
t _{SA}	Address Set-up to Write Start	5		5		5		ns
t _{PWE}	WE Pulse Width	60		65		65		ns
t _{SD}	Data Set-up to Write End	35		40		45		ns
tHD	Data Hold from Write End	5		5		5		ns
tHZWE	WE LOW to High Z ^[4]		30		35		40	ns
tLZWE	WE HIGH to Low Z	5		5		5		ns

Notes:

- 3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 4. $t_{\rm HZOE}$, $t_{\rm HZMS}$ and $t_{\rm HZWE}$ are specified with $C_{\rm L}=5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZMS} is less than t_{LZMS} for any given device. These parameters are guaranteed and not 100% tested.
- 6. The internal write time of the memory is defined by the overlap of MS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 7. WE is HIGH for read cycle.
- 8. Device is continuously selected. \overline{OE} , $\overline{MS} = V_{IL}$.
- 9. Address valid prior to or coincident with $\overline{\text{MS}}$ transition LOW.
- 10. Data I/O is HIGH impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms


Read Cycle No. 1[8, 9]






Switching Waveforms (Continued)

Read Cycle No. 2^[7, 9]




Write Cycle No. 1 (WE Controlled) [6, 10]



1461-8

Write Cycle No. 2 (MS Controlled)[6, 10]



Note: If \overline{MS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

MS	WE	ŌĒ	Input/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Document #: 38-M-00005

Ordering Information

Speed	Ordering Code	Package Type	Operating Range		
70	CYM1461PS-70C CYM1461PF-70C	PS01 PF01	Commercial		
85	CYM1461PS-85C CYM1461PF-85C	PS01 PF01	Commercial		
100	CYM1461PS-100C CYM1461PF-100C	PS01 PF01	Commercial		



16K x 16 Static RAM Module

Features

- High-density 256K bit SRAM Module
- High speed CMOS SRAMs
 - Access times 25 ns
- Low active power 1.8 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .215 in.
- Small PCB footprint 1.2 sq in.
- JEDEC defined pinout
- Independent byte select
- 2 V data retention (L version)

Functional Description

The CYM1610 is a high performance 256K-bit Static RAM module organized as 16K words by 16 bits. This module is constructed from four 16K x 4 SRAMs in Leadless Chip Carriers mounted on a ceramic substrate with pins.


Selecting the device is achieved by a chip select input pin as well as two byte select pins (UB, LB) for independently selecting upper or lower byte for read or write operations.

Writing to the memory module is accomplished when the chip select $\overline{(CS)}$, byte select $\overline{(UB, LB)}$ and write enable $\overline{(WE)}$ inputs are LOW. Data on the

input/output pins of the selected byte (I/O₈ – I/O₁₅, I/O₀ – I/O₇) is written into the memory location specified on the address pins (A₀ through A₁₃).

Reading the device is accomplished by taking chip select (CS), byte select (UB, LB) and output enable (OE) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.

The input/output pins remain in a high impedance state when chip select (\overline{CS}) , byte select $(\overline{UB}, \overline{LB})$ or output enable (\overline{OE}) is HIGH, or write enable (\overline{WE}) is LOW.



Selection Guide

		1610HD-25	1610HD-35	1610HD-45	1610HD-50
Maximum Access time (ns)		25	35	45	50
Maximum On antima Commant (m. A.)	Commercial	330	330	330	330
Maximum Operating Current (mA)	Military		330	330	330
Mariness Standby Coment (m.A.)	Commercial	80	80	80	80
Maximum Standby Current (mA)	Military		80	80	80



Maximum Ratings

Maximum Ratings
(Above which the useful life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to + 125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)

Static Discharge Voltage (Per MIL-STD-883 Method 3015.2)	. >2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Deinsen	Description	Test Conditions	СҮМ1			
Parameters	Description	Test Conditions	Min.	Max.	Units	
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		v	
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V	
Vін	Input HIGH Voltage		2.2	Vcc	V	
VIL	Input LOW Voltage		-3.0	0.8	V	
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-15	+ 15	μА	
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-15	+ 15	μА	
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$		-350	mA	
I _{CCx16}	VCC Operating Supply Current	$\frac{V_{CC} = \text{Max., I}_{OUT} = 0 \text{ mA}}{\text{CS, UB, & LB}} = V_{IL}$		330	mA	
I _{CCx8}	V _{CC} Operating Supply Current	$ \frac{V_{CC} = \text{Max., } I_{OUT} = 0 \text{ mA}}{CS = V_{IL}, \overline{UB} \text{ or } \overline{LB} = V_{IL}} $		200	mA	
I _{SB1}	Automatic CS [2] Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		80	mA	
I_{SB_2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CS}} \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V \text{ or} \\ V_{\text{IN}} \leq 0.3V \end{array}$		80	mA	

Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	35	pF
COUT	Output Capacitance	$V_{CC} = 5.0V$	40	pı


Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the CE input is required to keep the device


deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.

3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT





Switching Characteristics Over Operating Range [4]

D	Description	1610HD-25		1610HD-35		1610HD-45		1610HD-50		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE									
t _{RC}	Read Cycle Time	25		35		45		50		ns
t _{AA}	Address to Data Valid		25		35		45		50	ns
tOHA	Data Hold from Address Change	5		5		5		5		ns
tACS	CS LOW to Data Valid		25		35		45		50	ns
tDOE	OE LOW to Data Valid		15		20		25		30	ns
tLZOE	OE LOW to LOW Z	5		5		5		5		ns
tHZ0E	OE HIGH to HIGH Z		15		15		15		20	ns
tLZCS	CS LOW to Low Z [6]	5		5		5		5		ns
tHZCS	CS HIGH to High Z [5, 6]		10		15		15		20	ns
tPU	CS LOW to Power Up	0		0		0		0		ns
t _{PD}	CS HIGH to Power Down		25		35		40		50	ns
WRITE CY	CLE [7]									
twc	Write Cycle Time	20		25		35		45		ns
tscs	CS LOW to Write End	22		25		35		45		ns
t _{AW}	Address Set-up to Write End	22		25		30		40		ns
t _{HA}	Address Hold from Write End	2		2		2		2		ns
tsA	Address Set-up to Write Start	2		2		2		2		ns
tPWE	WE Pulse Width	20		25		30		30		ns
t _{SD}	Data Set-up to Write End	13		15		15		20		ns
tHD	Data Hold from Write End	3		3		5		5		ns
tLZWE	WE HIGH to Low Z ^[6]	3		5		5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	7	0	12	0	12	0	15	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- 6. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. $\overline{\text{WE}}$ is HIGH for read cycle.
- 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with CS transition low.
- 11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$



Data Retention Characteristics (L Version Only)


D	B	man Camatatana	CYM1		
Parameter	Description	Test Conditions	Min.	Max.	Units
V _{DR}	V _{CC} for Retention Data		2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC} = 2.0V}{\overline{CS}} \ge V_{CC} - 0.2V$		4	mA
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _{R^[13]}	Operation Recovery Time	or $V_{\rm IN} \leq 0.2V$	t _{RC^[12]}		ns
I _{LI} [13]	Input Leakage Current			8	μА

Notes:


12. t_{RC} = Read Cycle Time.

13. Guaranteed, not tested.

Data Retention Waveform



Switching Waveforms [10]




1610

1610-8




Switching Waveforms (Continued)


Read Cycle No. 2^[8, 10]



Write Cycle No. 1 (WE Controlled)[7, 11]



Write Cycle No. 2 (CS Controlled)[7, 11]



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.

1610-10



Truth Table

114011 14010								
CS	UB	LB	ŌĒ	WE	Input/Outputs	Mode		
Н	X	X	X	Х	High Z	Deselect Power Down		
L	Н	Н	Х	X	High Z	Deselect Power Down		
L	L	L	L	Н	Data Out ₀₋₁₅	Read Word		
L	Н	L	L	Н	Data Out ₀₋₇	Read Lower Byte		
L	L	Н	L	Н	Data Out 8-15	Read Upper Byte		
L	L	L	X	L	Data In 0-15	Write Word		
L	Н	L	X	L	Data In ₀₋₇	Write Lower Byte		
L	L	Н	X	L	Data In ₈₋₁₅	Write Upper Byte		
L	L	L	Н	Н	High Z	Deselect		
L	Н	L	Н	Н	High Z	Deselect		
L	L	Н	Н	Н	High Z	Deselect		

Document #: 38-M-00006

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	CYM1610HD-25C	HD01	Commercial
	CYM1610LHD-25C	HD01	
35	CYM1610HD-35C	HD01	Commercial
	CYM1610LHD-35C	HD01	1
	CYM1610HD-35MB	HD01	Military
_	CYM1610LHD-35MB	HD01]
45	CYM1610HD-45C	HD01	Commercial
	CYM1610LHD-45C	HD01	1
	CYM1610HD-45MB	HD01	Military
	CYM1610LHD-45MB	HD01	1
50	CYM1610HD-50C	HD01	Commercial
	CYM1610LHD-50C	HD01	7
	CYM1610HD-50MB	HD01	Military
	CYM1610LHD-50MB	HD01	1



16K x 16 Static RAM Module

Features

- High-density 256K bit SRAM Module
- High speed
 - Access time 25 ns
- 16 bit wide organization
- Low active power 1.8 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .0.5 in.
- Small PCB footprint 0.4 sq in.
- 2V data retention (L version)

Functional Description


The CYM1611 is a very high performance 256K-bit Static RAM module organized as 16K words by 16 bits. The module is constructed from four 16K x 4 SRAMs in Leadless Chip Carriers mounted on a ceramic substrate with pins. A vertical DIP format minimizes board space (footprint = 0.4 sq in.) while still keeping a maximum height of 0.5 in.

Writing to the memory module is accomplished when the chip select $\overline{(CS)}$ and write enable $\overline{(WE)}$ inputs are both LOW. Data on the sixteen input/output pins $(D_0$

through D_{10}) is written into the memory location specified on the address pins (A_0 through A_{10}).

Reading the device is accomplished by taking chip select (CS) and output enable (OE) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the sixteen data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.



Selection Guide

		1611HV-25	1611HV-30	1611HV-35	1611HV-45	
Maximum Access time (ns)		25	30	35	45	
W :	Commercial	330	330	330	330	
Maximum Operating Current (mA)	Military		330	330	330	
) () () () () () ()	Commercial	80	. 80	80	80	
Maximum Standby Current (mA)	Military		80	80	80	



Maximum Ratings

Maximum Ratings
(Above which the useful life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55 $^{\circ}$ C to +125 $^{\circ}$ C
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0V$
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)

Static Discharge Voltage (Per MIL-STD-883 Metho		. >2001V
Latch-up Current	 	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range


Dawamatana	Deportution	Test Conditions	CYM		
Parameters	Description	rest Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		. v
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc	v
V _{IL}	Input LOW Voltage		-3.0	0.8	v
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μА
Ioz	Output Leakage Current	$GND \le V_I \le V_{CC}$, Output Disabled	-20	+20	μА
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-350	mA
Icc	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}, \overline{CS} \le V_{IL}$		330	mA
I _{SB1}	Automatic CS Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		80	mA
I _{SB2}	Automatic CS Power Down Current	$\begin{array}{l} \text{Max. } V_{CC}, \overline{\text{CS}} \geq V_{CC} - 0.3V, \\ V_{\text{IN}} \geq V_{CC} - 0.3V \text{ or} \\ V_{\text{IN}} \leq 0.3V \end{array}$		80	mA

Capacitance[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	35	nF
COUT	Output Capacitance	$V_{CC}^{A} = 5.0V$	15	pF

Notes:

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

^{1.} Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

^{2.} Tested on a sample basis.



Switching Characteristics Over Operating Range [2]

Downerstand	Description	1611	HV-25	1611HV-30		1611HV-35		1611HV-45		WY 14
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE									
tRC	Read Cycle Time	25		30		35		45		ns
t _{AA}	Address to Data Valid		25		30		35		45	ns
tOHA	Data Hold from Address Change	3		3		3		5		ns
tACS	CS LOW to Data Valid		25		30		35		45	ns
tDOE	OE LOW to Data Valid		15		20		25		30	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		0		ns
tHZOE	OE HIGH to High Z ^[4]		10		15		20		20	ns
tLZCS	CS LOW to Low Z ^[5]	5		10		10		10		ns
tHZCS	CS HIGH to High Z ^[4, 5]		10		15		15		20	ns
tPU	CS LOW to Power Up	0		0		0		. 0		ns
tPD	D CS HIGH to Power Down		20		30		35		45	ns
WRITE CY	CLE [6]									
twc	Write Cycle Time	20		25		25		35		ns
tscs	CS LOW to Write End	20		25		30		40		ns
t _{AW}	Address Set-up to Write End	20		25		30		40		ns
t _{HA}	Address Hold from Write End	2		2		2		2		ns
tSA	Address Set-up to Write Start	2		2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		25		30		ns
t _{SD}	Data Set-up to Write End	13		20		20		25		ns
tHD	Data Hold from Write End	2		2		2		2		ns
tHZWE	WE LOW to High Z ^[4]	0	7	0	12	0	12	0	15	ns
tLZWE	WE HIGH to Low Z	3		5		5		5		ns

Notes:

- 3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- t_{HZOE}, t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in Figure 1b.
 Transition is measured ±500 mV from steady state voltage.
- 5. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 6. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 7. WE is HIGH for read cycle.
- 8. Device is continuously selected. \overline{OE} , $\overline{CS} = VIL$
- 9. Address valid prior to or coincident with CS transition LOW.
- 10. Data I/O is HIGH impedance if $\overline{OE} = V_{IH}$




Data Retention Characteristics (L Version Only)

-		m	CYM1			
Parameter	Description	Test Conditions		Max.	Units	
V_{DR}	V _{CC} for Retention of Data	-	2.0		V	
ICCDR	Data Retention Current	$\frac{V_{CC} = 2.0V,}{\overline{CS} \ge V_{CC} - 0.2V}$.4	mA	
t _{CDR}	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns	
t _R	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC[11]}		ns	
I _{LI}	Input Leakage Current			5	μА	


Note:


11. t_{RC} = Read Cycle Time.

Data Retention Waveform



Switching Waveforms






1611-7

1611-9



Switching Waveforms (Continued)

Read Cycle No. 2^[7, 9]



ADDRESS

ADDRESS

CS

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take

Take


Take

Take

Take

Take

Ta



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

CS	WE	ŌĒ	Input/Outputs	Mode
Н	Х	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	CYM1611HV-25C	HV01	Commercial
	CYM1611LHV-25C	HVUI	
30	CYM1611HV-30C	HV01	Commercial
	CYM1611LHV-30C	11 V U 1	
	CYM1611HV-30MB	HV01	Military
	CYM1611LHV-30MB	HVUI	
35	CYM1611HV-35C	HV01	Commercial
	CYM1611LHV-35C	11401	
	CYM1611HV-35MB	HV01	Military
	CYM1611LHV-35MB	HVUI	
45	CYM1611HV-45C	HV01	Commercial
	CYM1611LHV-45C	HVUI	
	CYM1611HV-45MB	HV01	Military
	CYM1611LHV-45MB	11401	

Document #: 38-M-00007



64K x 16 Static RAM Module

Features

- High-density 1 Megabit SRAM Module
- High speed CMOS SRAMs
 Access time 45 ns
- 40 pin 0.6 in. wide DIP package
- JEDEC compatible pin-out
- Low active power 1.9 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Commercial and Military Temperature Ranges
- 2 V data retention (L version)

Functional Description


The CYM1620 is a very high performance 1 Megabit Static RAM module organized as 64K words by 16 bits. The module is constructed using four 32K x 8 Static RAM's in Leadless Chip Carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher order address A₁₆ and select one of the two pairs of RAMs.

Writing to the memory module is accomplished when the chip select $\overline{(CS)}$, byte select $\overline{(UB, LB)}$ and write enable $\overline{(WE)}$ inputs are both LOW. Data on the input/output pins of the selected byte

 $(I/O_0 - I/O_{15}, I/O_0 - I/O_7)$ is written into the memory location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking chip select (CS), byte select (UB, LB) and output enable (OE) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.

The input/output pins remain in a high impedance state when chip select (\overline{CS}), byte select (\overline{UB} , \overline{LB}) or output enable (\overline{OE}) is HIGH, or write enable (\overline{WE}) is LOW.



Selection Guide

		1620HD-45	1620HD-55
Maximum Access time (ns)		45	55
Mariana Orașilia Grand (m.A.)	Commercial	340	340
Maximum Operating Current (mA)	Military	340	340
Mariness Standber Comment (m. A.)	Commercial	80	80
Maximum Standby Current (mA)	Military	80	80



Maximum Ratings

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Output Current into Outputs (Low)

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Dana-rata-ra	Description	Test Conditions	CYM1	620HD	¥7
Parameters	Description	Test Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc	V
$V_{\rm IL}$	Input LOW Voltage		-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-15	+ 15	μА
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-15	+ 15	μА
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-300	mA
I _{CCx16}	VCC Operating Supply Current	$\frac{V_{CC} = Max., I_{OUT} = 0 \text{ mA}}{CS, UB, \& LB = V_{IL}}$		340	mA
I _{CCx8}	VCC Operating Supply Current	$\frac{V_{CC} = Max., I_{OUT} = 0 \text{ mA}}{CS = V_{IL}, \overline{UB} \text{ or } \overline{LB} = V_{IL}}$		200	mA
I _{SB1}	Automatic CS [2] Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		80	mA
I_{SB_2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{CC}, \overline{\text{CS}} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V \end{array}$		80	mA


Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	35	рF
Cout	Output Capacitance	$V_{CC} = 5.0V$	40	pr.

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the $\overline{\text{CS}}$ input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

1620-5



Switching Characteristics Over Operating Range [4]

D	Daniel Com	16201	HD-45	1620	HD-55	Units
Parameters	Description	Min.	Max.	Min.	Max.	Onics
READ CYCL	E					
tRC	Read Cycle Time	45		55		ns
t _{AA}	Address to Data Valid		45		55	ns
^t OHA	Data Hold from Address Change	5		5		ns
tACS	CS LOW to Data Valid		45		55	ns
tDOE	OE LOW to Data Valid		25		30	ns
tLZOE	OE LOW to LOW Z	5		5		ns
tHZOE	OE HIGH to HIGH Z		20		25	ns
tLZCS	CS LOW to Low Z ^[6]	5		5		ns
tHZCS	CS HIGH to High Z ^[5, 6]		20		25	ns
tPU	CS LOW to Power Up	0		0		ns
t _{PD}	CS HIGH to Power Down		45		55	ns
WRITE CYC	LE ^[7]	<u> </u>				
twc	Write Cycle Time	45		55		ns
tscs	CS LOW to Write End	40		45		ns
t _{AW}	Address Set-up to Write End	40		45		ns
tHA	Address Hold from Write End	5		5		ns
t _{SA}	Address Set-up to Write Start	5		5		ns
t _{PWE}	WE Pulse Width	25		30		ns
t _{SD}	Data Set-up to Write End	20		25		ns
tHD	Data Hold from Write End	5		5		ns
tLZWE	WE HIGH to Low Z ^[6]	5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	15	0	25	ns

Notes:

- 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

^{4.}Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30 pF load capacitance.

 $^{5.}t_{HZCS}$ and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.

^{6.}At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.

^{7.}The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

^{8.}WE is HIGH for read cycle.



Data Retention Characteristics (L Version Only)


		T C. 11.1	CYM1620		
Parameter	Description	Test Conditions	Min.	1620 Max.	Units
V_{DR}	V _{CC} for Retention Data		2.0		v
ICCDR	Data Retention Current	$\frac{V_{CC} = 2.0V}{\overline{CS} \ge V_{CC} - 0.2V}$		16	mA
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _R [13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	^t RC ^[12]		ns
I _{LI} [13]	Input Leakage Current			8	μÀ

Notes:

12. t_{RC} = Read Cycle Time.

13. Guaranteed, not tested.


Data Retention Waveform



1620-8

Switching Waveforms[10]


Read Cycle No. 1[8,9]






Switching Waveforms (Continued)

Read Cycle No. 2^[8, 10]




Write Cycle No. 1 (WE Controlled) [7, 11]



1620-9

Write Cycle No. 2 (CS Controlled)[7, 11]



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

CS	UB	LB	ŌĒ	WE	Input/Outputs	Mode
Н	X	X	X	х	High Z	Deselect Power Down
L	Н	Н	X	Х	High Z	Deselect Power Down
L	L	L	L	Н	Data Out ₀₋₁₅	Read
L	Н	L	L	Н	Data Out ₀₋₇	Read Lower Byte
L	L	Н	L	Н	Data Out 8-15	Read Upper Byte
L	L	L	X	L	Data In ₀₋₁₅	Write
L	Н	L	X	L	Data In 0-7	Write Lower Byte
L	L	Н	X	L	Data In ₈₋₁₅	Write Upper Byte
L	L	L	Н	Н	High Z	Deselect
L	Н	L	Н	Н	High Z	Deselect
L	L	Н	Н	Н	High Z	Deselect

Document #: 38-M-00008

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
45	CYM1620HD-45C	HD03	Commercial
	CYM1620LHD-45C	HD03	
	CYM1620HD-45MB	HD03	Military
	CYM1620LHD-45MB	HD03	
55	CYM1620HD-55C	HD03	Commercial
	CYM1620LHD-55C	HD03]
	CYM1620HD-55MB	HD03	Military
	CYM1620LHD-55MB	HD03	



64K x 16 Static RAM Module 2

Features

- High-density 1 Megabit SRAM Module
- High speed CMOS SRAMs
 - Access time 25 ns
- Customer configurable x4, x8, x16
- Low active power 6.8 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .270 in.
- Small PCB footprint 2 sq in.
- 2 V data retention (L version)

Functional Description


The CYM1621 is a high performance 1-Megabit Static RAM module organized as 64K words by 16 bits. This module is constructed from sixteen 64K x 1 SRAMs in Leadless Chip Carriers mounted on a ceramic substrate with pins. Four separate CS pins are used to control each 4-bit nibble of the 16-bit word. This feature permits the user to configure this module as either 256K x 4, 128K x 8 or 64K x 16 organization through external decoding and appropriate pairing of the outputs.

Writing to the device is accomplished when the chip select (\overline{CS}_{xx}) and write enable (WE) inputs are both LOW. Data on the data lines (Dx) is written into the memory location specified on the address pins (Ao through A15).

Reading the device is accomplished by taking the chip select (\overline{CS}_{XX}) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data lines (Dx).

The Data output is in the high impedance state when chip enable (CSxx) is HIGH or write enable (WE) is LOW.

Power is consumed in each 4-bit nibble only when the appropriate \overline{CS} is enabled, thus reducing power in the x4 or x8 mode.



Selection Guide

dude		1621HD-25	1621HD-30	1621HD-35	1621HD-45
Maximum Access time (ns)		25	30	35	45
	Commercial	1250	1250	1250	1250
Maximum Operating Current (mA)	Military		1250	1250	1250
Maximum Standby Current (mA)	Commercial	320	320	320	320
	Military		320	320	320



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines,	not tested.)
Storage Temperature65°C to +150°C	Static Dis
Ambient Temperature with Power Applied55°C to +125°C	Latch-up
Supply Voltage to Ground Potential0.5V to +7.0V	Operat
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V	Ran
DC Input Voltage3.0V to +7.0V	Comme
Output Current into Outputs (Low)	Militar

Static Discharge Voltage		>2001V
(Per MIL-STD-883 Method 301	15)	

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military [4]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions	CYM1	CYM1621HD	
rarameters	Description	l est Conditions	Min.	Max.	Units
VOH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
Vol	Output LOW Voltage	$V_{CC} = Min.$ $I_{OL} = 8.0 \text{ mA Military}$ $I_{OL} = 12.0 \text{ mA Commercial}$		0.4	v
V _{IH}	Input HIGH Voltage		2.2	v_{cc}	v
VIL	Input LOW Voltage		-3.0	0.8	V
IIX	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μА
loz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-20	+ 20	μΑ
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-350	mA
ICCx16	V _{CC} Operating Supply Current by 16 mode	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $CS_{xx} \le V_{IL}$		1250	mA
I _{CCx8}	V _{CC} Operating Supply Current by 8 mode	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $CS_{xx} \le V_{IL}$		850	mA
I _{CCx4}	V _{CC} Operating Supply Current by 4 mode	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $CS_{xx} \le V_{IL}$		650	mA
I _{SB1}	Automatic CS ^[2] Power Down Current	Max. V_{CC} , $\overline{CS}_{xx} \ge V_{IH}$ Min. Duty Cycle = 100%		320	mA
I _{SB2}	Automatic $\overline{\text{CS}}^{[2]}$ Power Down Current	$\begin{array}{c} \text{Max. } V_{CC}, \overline{CS}_{XX} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or } V_{IN} \leq 0.3V \end{array}$	-	320	mA

Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	130	pF
COUT	Output Capacitance	$V_{CC} = 5.0V$	35	pr

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the
- short circuit should not exceed 30 seconds.

 2. A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. TA is the "instant on" case temperature.




Switching Characteristics Over Operating Range [5]

Parameters	Description	1621H	ID-25	1621	HD-30	1621	HD-35	1621HD-45		Unit
rarameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1 Unit
READ CYC	CLE									
t _{RC}	Read Cycle Time	25		30		35		45		ns
t _{AA}	Address to Data Valid		25		30		35		45	ns
^t OHA	Output Hold from Address Change	5		5		5		5		ns
tACS	CS LOW to Data Valid		25		30		35		45	ns
t _{LZCS}	CS LOW to Low Z ^[7]	5		5		5		5		ns
tHZCS	CS HIGH to High Z ^[6, 7]		20		25		30		30	ns
tPU	CS LOW to Power Up	0		0		0		0		ns
t _{PD}	CS HIGH to Power Down		25		30		35		35	ns
WRITE CY	(CLE [8]									
twc	Write Cycle Time	25		30		. 35		45		ns
tSCS	CS LOW to Write End	22		25		30		40		ns
tAW	Address Set-up to Write End	22		25		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		0		ns
tSA	Address Set-up to Write Start	2		3		5		5		ns
t _{PWE}	WE Pulse Width	20		20		25		30		ns
tSD	Data Set-up to Write End	15		20		20		25		ns
tHD	Data Hold from Write End	3		5		5		5		ns
tLZWE	WE HIGH to Low Z ^[7]	5		5		5		5		ns
tHZWE	WE LOW to High Z ^[6, 7]	0	20	0	25	0	25	0	25	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 6. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CS} = V_{IL}$
- 11. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.

AC Test Loads and Waveforms




Equivalent to: THEVENIN EQUIVALENT

167Ω

OUTPUT O

Military

1621-5






Data Retention Characteristics (L Version Only)

D	Daniel Mari	m C 3141	СҮМ			
Parameter	Description	Test Conditions	Min.	Max.	Units	
V_{DR}	V _{CC} for Retention of Data		2.0		V	
I _{CCDR}	Data Retention Current	$\frac{V_{CC} = 2.0V}{\overline{CS} \ge V_{CC} - 0.2V}$		16	mA	
t _{CDR}	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns	
t _R	Operation Recovery Time	or $V_{\rm IN} \leq 0.2V$	t _{RC^[12]}		ns	
I _{LI}	Input Leakage Current		41.0	10	μА	

Notes:


12. t_{RC} = Read Cycle Time.

Data Retention Waveform



Switching Waveforms [10]

Read Cycle No. 1[9, 10]




1621-



Switching Waveforms (Continued)

Read Cycle No. 2 [9, 10]



Write Cycle No. 1 (WE Controlled) [8]

ADDRESS

CS

tscs

tscs

tANW

THA

THA

DATA IN

DATA OUT

DATA UNDEFINED

ADDRESS

CS

Total IN

DATA OUT

DATA UNDEFINED

Total IN

DATA UNDEFINED

Total IN

DATA UNDEFINED

Total IN

Total IN

DATA UNDEFINED

Total IN

Total IN

DATA UNDEFINED

 $\textbf{Note:} \textbf{If } \overline{\textbf{CS}} \textbf{ goes HIGH simultaneously with } \overline{\textbf{WE}} \textbf{HIGH, the output remains in a high impedance state.}$



Truth Table

CS _{xx}	WE	Input/Outputs	Mode
н	X	High Z	Deselect Power Down
L	Н	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	25 CYM1621HD-25C		Commercial
	CYM1621LHD-25C	HD02	
30	CYM1621HD-30C	HD02	Commercial
	CYM1621LHD-30C	HD02	
	CYM1621HD-30MB	HD02	Military
	CYM1621LHD-30MB	HD02	
35	CYM1621HD-35C	HD02	Commercial
	CYM1621LHD-35C	HD02	
	CYM1621HD-35MB	HD02	Military
	CYM1621LHD-35MB	HD02	
45	CYM1621HD-45C	HD02	Commercial
	CYM1621LHD-45C	HD02	
1	CYM1621HD-45MB	HD02	Military
	CYM1621LHD-45MB	HD02	

Document #: 38-M-00009



64K x 16 Static RAM Module

Features

- High-density 1M bit SRAM Module
- High speed
 - Access time 30 ns
- 16 bit wide organization
- 40 pin Vertical DIP
- Low active power 1.8 W
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height 0.5 in.
- Small PCB footprint 0.45 sq in.
- 2V data retention (L version)


Functional Description

The CYM1622 is a very high performance 1M-bit Static RAM module organized as 64K words by 16 bits. The module is constructed from four 64K x 4 SRAMs in Leadless Chip Carriers mounted on a ceramic substrate with pins. A vertical DIP format minimizes board space (footprint = 0.45 sq in.) while still keeping a maximum height of 0.5 in.

Writing to the memory module is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the sixteen input/output pins $(D_0$ through D_{10}) is written into the memory location specified on the address pins $(A_0$ through A_{10}).

Reading the device is accomplished by taking chip select (S) and output enable (OE) LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the sixteen data input/output pins.

The input/output pins remain in a high impedance state unless the module is selected, outputs are enabled, and write enable (WE) is HIGH.





64K x 16 Static RAM Module

Features

- High-density 1 Megabit SRAM Module
- High speed CMOS SRAMs
 Access time 70 ns
 - 40 pin 0.6 in. wide DIP package
- JEDEC compatible pin-out
- Low active power 1.3 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Commercial and Military Temperature Ranges
- 2 V data retention (L version)


Functional Description

The CYM1623 is a high performance 1 Megabit Static RAM module organized as 64K words by 16 bits. The module is constructed using four 32K x 8 Static RAMs in Leadless Chip Carriers mounted onto a double sided multilayer ceramic substrate. A decoder is used to interpret the higher order address A₁₅ and select one of the two pairs of RAMs. Writing to the memory module is accom-

plished when the chip select (\overline{CS}), byte select (\overline{UB} , \overline{LB}) and write enable (\overline{WE}) inputs are both LOW. Data on the input/output pins of the selected byte

 $(I/O_8 - I/O_{16}, I/O_0 - I/O_7)$ is written into the memory location specified on the address pins (A_0 through A_{16}). Reading the device is accomplished by taking chip select (\overline{CS}), byte select (\overline{UB} , \overline{LB}) and output enable (\overline{OE}) LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.

The input/output pins remain in a high impedance state when chip select (\overline{CS}) , byte select $(\overline{UB}, \overline{LB})$ or output enable (\overline{OE}) is HIGH, or write enable (\overline{WE}) is LOW.



Selection Guide

		1623HD-70	1623HD-85	1623HD-100
Maximum Access time (ns)	70	85	100	
	Commercial	240	240	240
Maximum Operating Current (mA)	Military	240	240	240
Marinum Standhu Cumant (m.A.)	Commercial	70	70	70
Maximum Standby Current (mA)	Military	70	70	70



Maximum Ratings

(Above which the useful life may be impaired.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

DC Voltage Applied to Outputs

DC Input Voltage -0.3V to +7.0V

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Parameters	Description	Test Conditions	CYM1		
rarameters	Description	Test Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$	2.4		V
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC}	V
V _{IL}	Input LOW Voltage		-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-10	+ 10	μА
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-10	+ 10	μΑ
I _{CCx16}	V _{CC} Operating Supply Current	$\frac{V_{CC} = Max., I_{OUT} = 0 \text{ mA}}{CS, UB, \& LB = V_{IL}}$		240	mA
I _{CCx8}	VCC Operating Supply Current	$\frac{V_{CC} = \text{Max., } I_{OUT} = 0 \text{ mA}}{CS = V_{IL}, \overline{UB} \text{ or } \overline{LB} = V_{IL}}$		120	mA
I_{SB_1}	Automatic CS [2] Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		70	mA
I _{SB2}	Automatic CS [2] Power Down Current	Max. V_{CC} , $\overline{CS} \ge V_{CC} - 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{VX} \le 0.2V$		20	mA


Capacitance [3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	35	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	40	pı.

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

OUTPUT O 400Ω O 2.0V 1623-5



Switching Characteristics Over Operating Range [4]

		1623	HD-70	1623HD-85		1623HD-100		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE							
t _{RC}	Read Cycle Time	70		85		100		ns
t _{AA}	Address to Data Valid		70		85		100	ns
tOHA	Data Hold from Address Change	5		5		5	r .	ns
t _{ACS}	CS LOW to Data Valid		70		85		100	ns
tDOE	OE LOW to Data Valid		40		50		60	ns
tLZOE	OE LOW to Low Z	5		5		5		ns
tHZOE	OE HIGH to High Z		35		35		40	ns
tLZCS	CS LOW to Low Z ^[6]	5		5		5		ns
t _{HZCS}	CS HIGH to High Z ^[5, 6]		35		35		40	ns
WRITE CY	(CLE [7]							
twc	Write Cycle Time	70		85		100		ns
tscs	CS LOW to Write End	65		75		90		ns
t _{AW}	Address Set-up to Write End	65		75		90		ns
tHA	Address Hold from Write End	10		15		15		ns
tsa	Address Set-up to Write Start	25		25		30		ns
t _{PWE}	WE Pulse Width	30		35		35		ns
t _{SD}	Data Set-up to Write End	20		20		25		ns
t _{HD}	Data Hold from Write End	10		10		15		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	5		5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	30	0	35	0	40	ns

Notes:

- 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
- 10. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 11. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

^{4.}Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.

^{5.}t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.

^{6.}At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.

^{7.} The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

^{8.}WE is HIGH for read cycle.



Data Retention Characteristics (L Version Only)


D	Description	T C	CYM1	¥7. *4.		
Parameter	Description	Test Conditions	Min.	Max.	Units	
V_{DR}	V _{CC} for Retention Data	V 20V	2.0		V	
ICCDR	Data Retention Current	$\frac{V_{CC}}{CS} = 2.0V,$ $\overline{CS} \ge V_{CC} - 0.2V$		250	μА	
t _{CDR} [13]	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC} - 0.2V$	0		ns	
t _{R^[13]}	Operation Recovery Time	or $V_{IN} \le 0.2V$	t _{RC^[12]}		ns	

Notes:

12. t_{RC} = Read Cycle Time.

13. Guaranteed, not tested.


Data Retention Waveform



1623-6

Switching Waveforms [10]

Read Cycle No. 1[8, 9]




1623-9




Switching Waveforms (Continued)


Read Cycle No. 2^[8, 10]



Write Cycle No. 1 (WE Controlled) [7, 11]



Write Cycle No. 2 (CS Controlled)[7, 11]



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

CS	UB	LB	ŌĒ	WE	Input/Outputs	Mode
Н	X	X	X	X	High Z	Deselect Power Down
L	Н	Н	X	X	High Z	Deselect Power Down
L	L	L	L	Н	Data Out ₀₋₁₅	Read
L	Н	L	L	Н	Data Out ₀₋₇	Read Lower Byte
L	L	Н	L	Н	Data Out 8-15	Read Upper Byte
L	L	L	X	L	Data In 0-15	Write
L	Н	L	X	L	Data In ₀₋₇	Write Lower Byte
L	L	Н	X	L	Data In ₈₋₁₅	Write Upper Byte
L	L	L	Н	Н	High Z	Deselect
L	Н	L	Н	Н	High Z	Deselect
L	L	Н	Н	Н	High Z	Deselect

Document #: 38-M-00011

Ordering Information

Speed	Ordering Code	Package Type	Operating Range	
70	CYM1623HD-70C	HD03	Commercial	
	CYM1623LHD-70C	HD03		
	CYM1623HD-70M HD0 CYM1623LHD-70M HD0		Military	
85	CYM1623HD-85C	HD03	Commercial	
	CYM1623LHD-85C	HD03		
	CYM1623HD-85M	HD03	Military	
	CYM1623LHD-85M	HD03		
100	CYM1623HD-100C	HD03	Commercial	
	CYM1623LHD-100C	HD03		
	CYM1623HD-100M	HD03	Military	
	CYM1623LHD-100M	HD03		



64K x 16 Static RAM Module

Features

- High-density 1M bit SRAM Module
- High speed CMOS SRAMs
 - Access time 30 ns
- Low active power 2.4 W (max)
- SMD technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .50 in.
- Small PCB footprint 0.9 sq in.
- 2V data retention (L version)

Functional Description

The CYM1626 is a high performance 1Mbit Static RAM module organized as 64K words by 16 bits. This module is constructed from four 16K x 4 SRAMs in SOJ packages mounted on an epoxy laminate board with pins.


Selecting the device is achieved by a chip select input pin as well as two byte select pins (UB, LB) for independently selecting upper or lower byte for read or write operations.

Writing to the memory module is accomplished when the chip select (\overline{CS}) , byte select $(\overline{UB}, \overline{LB})$ and write enable (\overline{WE}) inputs are LOW. Data on the input/out-

put pins of the selected byte (I/O8 – I/O15, I/O0 – I/O7) is written into the memory location specified on the address pins (A0 through A15).

Reading the device is accomplished by taking chip select (\overline{CS}), byte select (\overline{UB} , \overline{LB}) and output enable (\overline{OE}) LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.

The input/output pins remain in a high impedance state when chip select (\overline{CS}) , byte select $(\overline{UB}, \overline{LB})$ or output enable (\overline{OE}) is HIGH, or write enable (\overline{WE}) is LOW.



Selection Guide

	1626PS-30	1626PS-35	1626PS-45
Maximum Access time (ns)	30	35	45
Maximum Operating Current (mA)	440	440	440
Maximum Standby Current (mA)	160	160	160

mA

80



Maximum Ratings

(Above which the userul life may be impaired)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied10°C to +90°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V

Electrical Characteristics Over Operating Range

DC Input Voltage0.5V to +7.	0V
Output Current into Outputs (Low)	nΑ

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Parameters	Destriction	Total Completions	CYM1		
	Description	Test Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc	V
V _{IL}	Input LOW Voltage		-0.5	0.8	v
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+ 20	μА
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-20	+ 20	μА
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$		-350	mA
I _{CCx16}	VCC Operating Supply Current	$\begin{array}{l} V_{CC} = Max., I_{OUT} = 0 \text{ mA} \\ \hline CS, UB, & LB \leq V_{IL} \end{array}$		440	mA
I _{CCx8}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $\overline{CS} \leq V_{IL}, \overline{UB} \text{ or } \overline{LB} \leq V_{IL}$		290	mA
I _{SB} ,	Automatic CS [2]	Max. V _{CC} , \overline{CS} ≥ V _{IH} ,		160	mA

Capacitance[3]

ISB₁

ISB2

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	45	pF
Cour	Output Capacitance	$V_{CC} = 5.0V$	35	pr.

Min. Duty Cycle = 100% $\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CS}} \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V \text{ or} \\ V_{\text{IN}} \leq 0.3V \end{array}$

lotes:


- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

C Test Loads and Waveforms

Power Down Current

Power Down Current

Automatic CS [2]



1626-5 **OUTPUT O** O 1.73V



Switching Characteristics Over Operating Range [4]

Domoniotoma	Decorintion	1626PS-30		1626PS-35		1626PS-45		T7 - 14 -
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE		•		•	·		
tRC	Read Cycle Time	30		35		45		ns
t _{AA}	Address to Data Valid		30		35		45	ns
tOHA	Data Hold from Address Change	3		3		3		ns
tACS	CS LOW to Data Valid		30		35		45	ns
tDOE	OE LOW to Data Valid		20		25		30	ns
tLZOE	OE LOW to LOW Z	3		3		3		ns
tHZOE	OE HIGH to HIGH Z		20		20		20	ns
tLZCS	CS LOW to Low Z [6]	3		3		3		ns
tHZCS	CS HIGH to High Z ^[5, 6]		15		20		20	ns
tpU	CS LOW to Power Up	0		0		0		ns
tPD	CS HIGH to Power Down		30		35		45	ns
WRITE CY	CLE [7]							
twc	Write Cycle Time	25		35		35		ns
tscs	CS LOW to Write End	25		35		35		ns
t _{AW}	Address Set-up to Write End	25		30		35		ns
t _{HA}	Address Hold from Write End	2		3	}	3		ns
tSA	Address Set-up to Write Start	2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		35		ns
t _{SD}	Data Set-up to Write End	15		20		25		ns
tHD	Data Hold from Write End	2		2		2		ns
tLZWE	WE HIGH to Low Z ^[6]	3		3		3		ns
tHZWE	WE LOW to High Z [5, 6]	0	15	0	15	0	15	ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 5. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 6. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of \overline{CS} LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is HIGH for read cycle.
- 9. Device is continuously selected, $\overline{\text{CS}} = \text{V}_{\text{IL}}$ and $\overline{\text{OE}} = \text{V}_{\text{IL}}$ 10. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 11. \overline{CS} , \overline{UB} and $\overline{\overline{LB}}$ are represented by \overline{CS} in the switching Characteristics and Waveforms.



Data Retention Characteristics (L Version Only)


D	Description	Tree Conditions	CYM1			
Parameter	Description	Test Conditions	Min.	Max.	Units	
V_{DR}	V _{CC} for Retention Data		2.0		V	
ICCDR	Data Retention Current	$\frac{V_{CC} = 2.0V}{\overline{CS}} \ge V_{CC} - 0.2V$		16	mA	
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns	
t _R [13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC^[12]}		ns	
I _{LI} [13]	Input Leakage Current			5	μА	

Notes:

12. t_{RC} = Read Cycle Time.

13. Guaranteed, not tested.


Data Retention Waveform



1626-6

Switching Waveforms[11]


Read Cycle No. 1[8, 9]






Switching Waveforms (Continued)


Read Cycle No. 2^[8, 10]



Write Cycle No. 1 (WE Controlled)[7]



Write Cycle No. 2 (CS Controlled)[7]



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

CS	UB	LB	ŌĒ	WE	Input/Outputs	Mode
Н	X	X	X	X	High Z	Deselect Power Down
L	Н	Н	X	X	High Z	Deselect Power Down
L	L	L	L	Н	Data Out ₀₋₁₅	Read Word
L	Н	L	L	Н	Data Out ₀₋₇	Read Lower Byte
L	L	Н	L	Н	Data Out 8-15	Read Upper Byte
L	L	L	X	L	Data In ₀₋₁₅	Write Word
L	Н	L	X	L	Data In ₀₋₇	Write Lower Byte
L	L	Н	X	L	Data In ₈₋₁₅	Write Upper Byte
L	L	L	Н	Н	High Z	Deselect
L	Н	L	Н	Н	High Z	Deselect
L	L	Н	Н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
30	M1626PS-30C	PS02	Commercial
	M1626LPS-30C	PS02	
35	M1626PS-35C	PS02	
	M1626LPS-35C	PS02	i
45	M1626PS-45C	PS02	
	M1626LPS-45C	PS02	

Document #: 38-M-00012



256K x 16 Static RAM Module

Features

- High-density 4 Megabit SRAM Module
- High speed CMOS SRAMs
 - Access time 25 ns
- Customer configurable x4, x8, x16
- Low active power 7.2 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .300 in.
- Small PCB footprint 2.2 sq in.
- 2 V data retention (L version)

Functional Description

The CYM1641 is a high performance 4-Megabit Static RAM module organized as 256K words by 16 bits. This module is constructed from sixteen 256K x 1 SRAMs in Leadless Chip Carriers mounted on a ceramic substrate with pins. Four separate CS pins are used to control each 4-bit nibble of the 16-bit word. This feature permits the user to configure this module as either 1M x 4, 512K x 8 or 256K x 16 organization through external decoding and appropriate pairing of the outputs.


writing to the device is accomplished when the chip select (\overline{CS}_{XX}) and write enable $(\overline{WE}_{U,L})$ inputs are both LOW.

Data on the data lines (D_X) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{17})$.

Reading the device is accomplished by taking the chip select (\overline{CS}_{xx}) LOW, while write enable $(\overline{WE}_{U,L})$ remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data lines (D_x) .

The Data output is in the high impedance state when chip enable (\overline{CS}_{XX}) is HIGH or write enable $(\overline{WE}_{U,L})$ is LOW.

Power is consumed in each 4-bit nibble only when the appropriate $\overline{\text{CS}}$ is enabled, thus reducing power in the x4 or x8 mode.



Selection Guide

		1641HD-25	1641HD-35	1641HD-45	1641HD-55
Maximum Access time (ns)		25	35	45	55
Maximum Operating Current (mA)	Commercial	1310	1310	1310	1310
	Military		1310	1310	1310
Maximum Standby Current (mA)	Commercial	320	320	320	320
	Military		320	320	320



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, n	ot tested.)
Storage Temperature65°C to +150°C	Static Dis
Ambient Temperature with	(Per MIL
Power Applied55°C to +125°C	Latch-up
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$	Operat
DC Voltage Applied to Outputs	
in High Z State0.5V to +7.0V	Ran
DC Input Voltage3.0V to 7.0V	Comme
Output Current into Outputs (Low)	Commo
Output Current into Outputs (Low)	Militar

t tested.)	
Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015)	

Latch-up Current >200 mA

Operating Range

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Military [4]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters Description		Test Conditions		CYM1	* 77.74.	
			Test Conditions		Max.	Units
VOH	Output HIGH Voltage	V _{CC} = Min.,	$I_{OH} = -4.0 \text{ mA}$	2.4		V
Vol	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 8.0 mA Military I _{OL} = 12.0 mA Commercial		0.4	v
V _{IH}	Input HIGH Voltage			2.2	$v_{\rm CC}$	V
V _{IL}	Input LOW Voltage			-3.0	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-80	+80	μА
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-10	+ 10	μА
I _{OS}	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$		i	-350	mA
I _{CCx16}	V _{CC} Operating Supply Current by 16 mode	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $CS_{xx} \le V_{IL}$		i	1310	mA
I _{CCx8}	V _{CC} Operating Supply Current by 8 mode	$\frac{V_{CC} = Max., I_{OUT} = 0 \text{ mA}}{CS_{xx} \le V_{IL}}$			850	mA
I _{CCx4}	V _{CC} Operating Supply Current by 4 mode	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $\overline{CS}_{XX} \le V_{IL}$			650	mA
I _{SB 1}	Automatic $\overline{CS}^{[2]}$ Power Down Current	$\begin{array}{l} \text{Max. V}_{CC}, \overline{\text{CS}}_{xx} \geq \text{V}_{IH} \\ \text{Min. Duty Cycle} = 100\% \end{array}$			320	mA
I_{SB_2}	Automatic $\overline{\text{CS}}^{[2]}$ Power Down Current	$\begin{array}{c} \text{Max. } V_{\text{CC}}, \overline{\text{CS}}_{xx} \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V \text{ or } V_{\text{IN}} \leq 0.3V \end{array}$			320	mA

Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	130	pF
COUT	Output Capacitance	$V_{CC} = 5.0V$	35	pr

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. TA is the "instant on" case temperature.




Switching Characteristics Over Operating Range [5]

Down stown	Description	16411	ID-25	1641	HD-35	16411	HD-45	1641	HD-55	Unit
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE									
tRC	Read Cycle Time	25		35		45		55		ns
t _{AA}	Address to Data Valid		25		35		45		55	ns
^t OHA	Output Hold from Address Change	5		5		5		5		ns
tACS	CS LOW to Data Valid		25		35		45		55	ns
t _{LZCS}	CS LOW to Low Z ^[7]	3		3		3		3		ns
tHZCS	CS HIGH to High Z ^[6, 7]		15		20		25		25	ns
tPU	CS LOW to Power Up	0		0		0		0		ns
t _{PD}	CS HIGH to Power Down		25		35		45		55	ns
WRITE CY	(CLE [8]									
twc	Write Cycle Time	25		35		45		55		ns
tscs	CS LOW to Write End	25		35		45		55		ns
tAW	Address Set-up to Write End	25	1	35		45		55		ns
tHA	Address Hold from Write End	2		2		2		2		ns
t _{SA}	Address Set-up to Write Start	0		0		2		2		ns
t _{PWE}	WE Pulse Width	25		35		35		35		ns
tSD	Data Set-up to Write End	15		20		20		25		ns
tHD	Data Hold from Write End	0		0		0		0		ns
tLZWE	WE HIGH to Low Z ^[7]	3		3		3		3		ns
tHZWE	WE LOW to High Z ^[6, 7]	0	20	0	25	0	25	0	25	ns

Notes:


- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 6. t_{HZCS} and t_{HZWB} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device.
- 8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CS} = V_{II}$,
- 11. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 12. $\overline{\text{CS}}_{0^{-3}}$, $\overline{\text{CS}}_{4^{-7}}$, $\overline{\text{CS}}_{8^{-11}}$, and $\overline{\text{CS}}_{12^{-15}}$ are represented by $\overline{\text{CS}}$ and $\overline{\text{WE}}_U$ and $\overline{\text{WE}}_L$ are represented by $\overline{\text{WE}}$ in the switching characteristics and timing waveforms.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

OUTPUT O
$$\sim$$
 0 1.73V Military 1641-5






Data Retention Characteristics (L Version Only)

			CYM1	T		
Parameter	Description	Test Conditions	Min.	Max.	Units	
V _{DR}	V _{CC} for Retention of Data		2.0		V	
I _{CCDR}	Data Retention Current	$\frac{V_{CC} = 2.0V,}{\overline{CS} \ge V_{CC} - 0.2V}$		64	mA	
tCDR	Chip Deselect to Data Retention Time	$\frac{\overline{CS} \ge V_{CC} - 0.2V}{V_{IN} \ge V_{CC} - 0.2V}$	0		ns	
t _R	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC^[12]}		ns	
I _{LI}	Input Leakage Current			32	μА	

Notes:

12. t_{RC} = Read Cycle Time.


Data Retention Waveform



1641-7


Switching Waveforms [10, 12]


Read Cycle No. 1^[9, 10]






Switching Waveforms (Continued)







Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

CS xx	WEn	Input/Outputs	Mode
H	X	High Z	Deselect Power Down
L	H	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	CYM1641HD-25C	HD05	Commercial
	CYM1641LHD-25C	HD05	
35	CYM1641HD-35C	HD05	Commercial
	CYM1641LHD-35C	HD05	
	CYM1641HD-35MB	HD05	Military
	CYM1641LHD-35MB	HD05	
45	CYM1641HD-45C	HD05	Commercial
6 .	CYM1641LHD-45C	HD05	
	CYM1641HD-45MB	HD05	Military
	CYM1641LHD-45MB	HD05	
55	CYM1641HD-55C	HD05	Commercial
	CYM1641LHD-55C	HD05	
	CYM1641HD-55MB	HD05	Military
	CYM1641LHD-55MB	HD05	

Document #: 38-M-00013



1K x 32 Static RAM Module with Separate I/O

Features

- Ideal for Cache Tag Applications
- High speed CMOS SRAMs
 - Access time 15 ns
- Low active power 4 W (max)
- SMD Technology
- TTL compatible inputs and outputs
- 84 pin ZIP
- Low profile
 - Max. height .50 in.
- Small PCB footprint 1.4 sq in.
- · Two cycle reset for cache flush
- Separate WE for "Valid Bits" update

Functional Description


The CYM1804 is a high performance 32K-bit Static RAM module organized as 1K words by 32 bits. This module is constructed from eight resettable 1K x 4 SRAMs in SOJ packages mounted on an epoxy laminate board with pins. The module's reset capability combined with the 15 ns access time makes it ideal for cache tag applications.

Writing to the module is accomplished when chip select (\overline{CS}) and the appropriate write enables $(\overline{WE}_1$ and/or $\overline{WE}_2)$ are both LOW. Data on the input pins (I_x) is written into the memory location specified on the address pins $(A_0$ through A_0).

Reading the device is accomplished by taking the chip select $\overline{(CS)}$ LOW, while the write enables $\overline{(WEN)}$ remain HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output pins (O_X) .

The data output pins stay in the high impedance state whenever chip select $\overline{(CS)}$ is HIGH, Reset $\overline{(RS)}$ is LOW, output enable $\overline{(OE)}$ is HIGH, or during the writing operation when Write Enable $\overline{(WEN)}$ is LOW.

Reset is initiated by selecting the device $(\overline{CS} = LOW)$ and pulsing the reset (\overline{RS}) input LOW. Within two memory cycles all bits are internally cleared to zero.





16K x 32 Static RAM Module

Features

- High-density 512K bit SRAM Module
- High speed CMOS SRAMs
 - Access time 25 ns
- Low active power 4 W (max)
- SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .50 in.
- Small PCB footprint 1.0 sq in.
- JEDEC compatible pinout
- 2V data retention (L version)

Functional Description

The CYM1821 is a high performance 512K-bit Static RAM module organized as 16K words by 32 bits. This module is constructed from eight 16K x 4 SRAMs SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $(\overline{CS}_1, \overline{CS}_2, \overline{CS}_3)$ and $\overline{CS}_4)$ are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.


Writing to each byte is accomplished when the appropriate chip selects (\overline{CS}_N) and write enable (\overline{WE}) inputs are both LOW. Data on the input/output pins (I/O_x) is written into the memory

location specified on the address pins $(A_0 \text{ through } A_{13})$.

Reading the device is accomplished by taking the chip selects (\overline{CS}_N) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins (I/O_X) .

The data input/output pins stay in the high impedance state when write enable (WE) is LOW, or the appropriate chip selects are HIGH.

Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.



Selection Guide

	1821PZ-25	1821PZ-35	1821PZ-45
Maximum Access time (ns)	25	35	45
Maximum Operating Current (mA)	720	720	720
Maximum Standby Current (mA)	160	160	160



Maximum Ratings

Static Discharge Voltage(Per MIL-STD-883 Method 3015.2)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over Operating Pance

Damamatana	Description	Test Conditions	CYM1		
Parameters	Description	Test Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc	V
V_{IL}	Input LOW Voltage		-3.0	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μА
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-20	+20	μА
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-350	mA
I_{CC}	VCC Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $\overline{CS}_N \le V_{IL}$		720	mA
I_{SB_1}	Automatic CS [2] Power Down Current	Max. V_{CC} ; $\overline{CS}_N \ge V_{IH}$ Min. Duty Cycle = 100%		160	mA
I_{SB_2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{\text{CC}}; \overline{\text{CS}}_{\text{N}} \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V \text{ or} \\ V_{\text{IN}} \leq 0.3V \end{array}$		160	mA


Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	70	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	35	pr.


Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to:





Switching Characteristics Over Operating Range [4]

Parameters	Description	1821	PZ-25	1821	PZ-35	1821PZ-45		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.] Units
READ CYC	CLE							
tRC	Read Cycle Time	25		35		45		ns
t _{AA}	Address to Data Valid		25		35		45	ns
tOHA	Data Hold from Address Change	3		3		3		ns
†ACS	CS LOW to Data Valid		25		35		45	ns
tDOE	OE LOW to Data Valid		15		25		30	ns
tLZOE	OE LOW to LOW Z	3		3		3		ns
tHZOE	OE HIGH to HIGH Z		15		20		20	ns
tLZCS	CS LOW to Low Z [6]	5		10		10		ns
tHZCS	CS HIGH to High Z ^[5, 6]		10		15		20	ns
tPU	CS LOW to Power Up	0		0		0		ns
tPD	CS HIGH to Power Down		25		35		45	ns
WRITE CY	(CLE [7]							
twc	Write Cycle Time	20		30		40		ns
tscs	CS LOW to Write End	20		25		35		ns
tAW	Address Set-up to Write End	20		25		35		ns
tHA	Address Hold from Write End	2		2		2		ns
tSA	Address Set-up to Write Start	2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		30		ns
tSD	Data Set-up to Write End	13		15		20		ns
t _{HD}	Data Hold from Write End	2		2		2		ns
tLZWE	WE HIGH to Low Z ^[6]	3		5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	7	0	10	0	15	ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 5. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 6. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is HIGH for read cycle.

- Device is continuously selected, \(\overline{CS} = V_{IL}\) and \(\overline{OE} = V_{IL}\)
 Address valid prior to or coincident with \(\overline{CS}\) transition low.
 \(\overline{CS}_1\), \(\overline{CS}_2\), \(\overline{CS}_3\) and \(\overline{CS}_4\) are represented by \(\overline{CS}\) in the switching Characteristics and Waveforms.



Data Retention Characteristics (L Version Only)


Parameter	D	T	CYMI	77.45	
	Description	Test Conditions	Min.	Max.	Units
V _{DR}	V _{CC} for Retention Data		2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC} = 2.0V}{CS} \ge V_{CC} - 0.2V$		8	mA
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _R ^[13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC^[12]}		ns
I _{LI} [13]	Input Leakage Current			10	μА

Notes:

12. t_{RC} = Read Cycle Time.

13. Guaranteed, not tested.


Data Retention Waveform



1821-8

Switching Waveforms[11]


Read Cycle No. 1[8, 9]






Switching Waveforms (Continued)


Read Cycle No. 2[8, 10]



Write Cycle No. 1 (WE Controlled)[7]



Write Cycle No. 2 (\overline{CS} Controlled)^[7]



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

\overline{CS}_N	WE	ŌĒ	Input/Outputs	Mode
Н	X	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	CYM1821PZ-25C	PZ01	Commercial
	CYM1821LPZ-25C	PZ01	
35	CYM1821PZ-35C	PZ01	
	CYM1821LPZ-35C	PZ01	
45	CYM1821PZ-45C	PZ01	
	CYM1821LPZ-45C	PZ01	

Document #: 38-M-00015



16K x 32 Static RAM Module with Separate I/O

Features


- High-density 512K bit SRAM Module
- High speed CMOS SRAMs
 - Access time 25 ns
- Low active power 4 W (max)
- Hermetic SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .52 in.
- Small PCB footprint 1.0 sq in.
- 2V data retention (L version)

Functional Description

The CYM1822 is a high performance 512K-bit Static RAM module organized as 16K words by 32 bits. This module is constructed from eight 16K x 4 Separate I/O SRAMs in Leadless Chip Carriers mounted on a ceramic substrate with pins. Two chip selects (\overline{CS}_U) and \overline{CS}_L are used to independently enable the upper and lower 16-bit Data words.

Writing to the device is accomplished when the chip selects $(\overline{CS}_U$ and/or $\overline{CS}_L)$ and write enable (\overline{WE}) inputs are both

LOW. Data on the input pins (DI_x) is written into the memory location specified on the address pins (A_0 through A_{10}). Reading the device is accomplished by taking the chip selects (\overline{CS}_U and/or \overline{CS}_L) and output enable (\overline{OE}) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output pins (DO_x). The output pins stay in the high impedance state when write enable (\overline{WE}) is LOW, the appropriate chip selects are HIGH, or \overline{OE} is HIGH.



Selection Guide

		1822HV-25	1822HV-30	1822HV-35	1822HV-45
Maximum Access time (ns)		25	30	35	45
Maximum Operating Current (mA	Commercial	720	720	720	720
	Military		720	720	720
Mariana Standbar Coment (m. A)	Commercial	160	160	160	160
Maximum Standby Current (mA)	Military		160	160	160



Maximum Ratings

112011111111111111111111111111111111111
(Above which the useful life may be impaired)
Storage Temperature
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs
in High Z State0.5V to +7.0V
DC Input Voltage $$ -3.0V to $+7.0V$
Output Current into Outputs (Low)

Static Discharge Voltage	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to + 125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Dawamatawa	Description	Test Conditions	CYM1	V , ,,		
Parameters	Description	Test Conditions	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V	
V _{IH}	Input HIGH Voltage		2.2	Vcc	V	
V _{IL}	Input LOW Voltage		-3.0	0.8	V	
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μА	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-20	+20	μА	
I _{OS}	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-350	mA	
ICC	VCC Operating Supply Current	$\frac{V_{CC} = \text{Max., I}_{OUT} = 0 \text{ mA}}{\overline{\text{CS}}_{L}, \overline{\text{CS}}_{U} \leq V_{IL}}$		720	mA	
I _{SB1}	Automatic CS [2] Power Down Current	Max. V_{CC} ; \overline{CS}_U , $\overline{CS}_L \ge V_{IH}$ Min. Duty Cycle = 100%		160	mA	
I_{SB_2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{CC}; \overline{CS}_{U}, \overline{CS}_{L} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V \end{array}$		160	mA	


Capacitance[3]

Parameters	Description Test Conditions		Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	70	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	35	pr.

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the CE input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

0UTPUT O 1.73V 1822-5



Switching Characteristics Over Operating Range [4]

Doug	Description	1822F	IV-25	1822HV-30		1822HV-35		1822HV-45		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE									
t _{RC}	Read Cycle Time	25		30		35		45		ns
t _{AA}	Address to Data Valid		25		30		35		45	ns
tOHA	Data Hold from Address Change	5		5		5		5		ns
tACS	CS LOW to Data Valid		25		30		35		45	ns
t _{DOE}	OE LOW to Data Valid		15		20		25		30	ns
t _{LZOE}	OE LOW to LOW Z	3		5		5		5		ns
tHZOE	OE HIGH to HIGH Z		15		20		20		20	ns
tLZCS	CS LOW to Low Z ^[6]	5		10		10		10		ns
tHZCS	CS HIGH to High Z ^[5, 6]		10		15		15		20	ns
t _{PU}	CS LOW to Power Up	0		0		0		0		ns
t _{PD}	CS HIGH to Power Down		25		30		35		45	ns
WRITE CY	CLE [7]									
twc	Write Cycle Time	20		25		25		35		ns
t _{SCS}	CS LOW to Write End	20		25		30		40		ns
t _{AW}	Address Set-up to Write End	20		25		30		40		ns
t _{HA}	Address Hold from Write End	2		2		2		2		ns
tSA	Address Set-up to Write Start	2		2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		25		30		ns
t _{SD}	Data Set-up to Write End	13		20		20		25		ns
t _{HD}	Data Hold from Write End	3		3		3		3		ns
tLZWE	WE HIGH to Low Z ^[6]	3		5		5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	7	0	12	0	12	0	15	ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 5. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- 6. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

- signal that terminates the write.

 8. WE is HIGH for read cycle.

 9. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.

 10. Address valid prior to or coincident with \overline{CS} transition low.

 11. Both \overline{CS}_L and \overline{CS}_U are represented by \overline{CS} in the switching Characteristics and Waveforms.



Data Retention Characteristics (L Version Only)


D	Department	Track Class Malassa	CYM		
Parameter	Description	Test Conditions	Min.	Max.	Units
V _{DR}	V _{CC} for Retention Data		2.0		V
ICCDR	Data Retention Current	$\underline{V_{CC}} = 2.0V$,		8	mA
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _R [13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	^t RC ^[12]	····	ns
I _{LI} [13]	Input Leakage Current			10	μА

Notes:

12. t_{RC} = Read Cycle Time.


13. Guaranteed, not tested.

Data Retention Waveform



Switching Waveforms [11]

Read Cycle No. 1[8, 9]




1822-7




Switching Waveforms (Continued)


Read Cycle No. 2[8, 10]



Write Cycle No. 1 (WE Controlled) [7]



Write Cycle No. 2 (CS Controlled)[7]



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.

1822-10



Truth Table

\overline{CS}_U	$\overline{\text{CS}}_{\mathbf{L}}$	ŌĒ	WE	Input/Outputs	Mode
Н	Н	X	X	High Z	Deselect Power Down
L	L	L	Н	Data Out ₀₋₃₁	Read
Н	L	L	Н	Data Out ₀₋₁₅	Read Lower Word
L	Н	L	Н	Data Out ₁₆₋₃₁	Read Upper Word
L	L	X	L	Data In 0-31	Write
Н	L	X	L	Data In ₀₋₁₅	Write Lower Word
L	Н	X	L	Data In ₁₆₋₃₁	Write Upper Word
L	L	Н	Н	High Z	Deselect
H	L	Н	Н	High Z	Deselect
L	Н	Н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	CYM1822HV-25C	HV02	Commercial
	CYM1822LHV-25C	HV02	
30	CYM1822HV-30C	HV02	Commercial
1	CYM1822LHV-30C	HV02	
	CYM1822HV-30MB	HV02	Military
	CYM1822LHV-30MB	HV02	
35	CYM1822HV-35C	HV02	Commercial
ĺ	CYM1822LHV-35C	HV02	
	CYM1822HV-35MB	HV02	Military
	CYM1822LHV-35MB	HV02	
45	CYM1822HV-45C	HV02	Commercial
	CYM1822LHV-45C	HV02	·
	CYM1822HV-45MB	HV02	Military
	CYM1822LHV-45MB	HV02	

Document #: 38-M-00016



64K x 32 Static RAM Module

Features

- High-density 2 Megabit SRAM Module
- High speed CMOS SRAMs
 - Access time 25 ns
- Independent byte and word controls
- Low active power 4.8 W (max)
- Hermetic SMD technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .270 in.
- Small PCB footprint 1.8 sq in.
- 2 V data retention (L version)


Functional Description

The CYM1830 is a high performance 2Mbit Static RAM module organized as 64K words by 32 bits. This module is constructed from eight 64K x 4 SRAMs in LCC packages mounted on a ceramic substrate with pins. Four chip selects (CS₀ \overline{CS}_1 , \overline{CS}_2 and \overline{CS}_3) are used to independently enable the four bytes. Two write enables (\overline{WE}_0 and \overline{WE}_1) are used to independently write to either upper or lower 16 bit word of RAM. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects and write enables. Writing to each byte is accomplished when the appropriate chip select (\overline{CS}_x)

and write enable (\overline{WE}_X) inputs are both LOW. Data on the input/output pins $(\overline{I/O}_X)$ is written into the memory location specified on the address pins $(A_0$ through A_{10}).

Reading the device is accomplished by taking the chip selects (\overline{CS}_X) LOW, while write enables (\overline{WE}_X) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins $(\overline{I/O}_X)$.

The Data input/output pins stay in the high impedance state when write enables (\overline{WE}_x) are LOW, or the appropriate chip selects are HIGH.



Selection Guide

		1830HD-30	1830HD-35	1830HD-45	1830HD-55
Maximum Access time (ns)		30	35	45	55
Maximum Operating Current (mA)	Commercial	880	880	880	880
	Military		880	880	880
Manimum Standby Coment (m.A.)	Commercial	320	320	320	320
Maximum Standby Current (mA)	Military		320	320	320



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines not	: 1
Storage Temperature65°C to +150°C	S
Ambient Temperature with	(
Power Applied55°C to +125°C	I
Supply Voltage to Ground Potential0.5V to +7.0V	(
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V	
DC Input Voltage0.5V to +70V	ŀ
Output Current into Outputs (Low)	ŀ

tested.)	
Static Discharge Voltage(Per MIL-STD-883 Method 3015)	>2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	v _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military [4]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description Test Conditions		CYM1	CYM1830HD		
r at ameters	Description	Description Test Conditions		Max.	Units	
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		v	
Vol	Output LOW Voltage	$V_{CC} = Min.$ $I_{OL} = 8.0 \text{ mA}$ Military $I_{OL} = 12.0 \text{ mA}$ Commerce	ial	0.4	v	
V _{IH}	Input HIGH Voltage		2.2	v_{CC}	V	
V _{IL}	Input LOW Voltage		0.5	0.8	V	
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μА	
Ioz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-10	10	μА	
Ios	Output Short Circuit Current ^[1]	V _{CC} = Max., V _{OUT} = GND		-350	mA	
Icc	V _{CC} Operating Supply Current by 16 mode	$V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $CS_X \le V_{IL}$		880	mA	
I _{SB1}	Automatic $\overline{\text{CS}}^{[2]}$ Power Down Current	Max. V_{CC} , $\overline{CS}_x \ge V_{IH}$ Min. Duty Cycle = 100%		320	mA	
I _{SB2}	Automatic $\overline{CS}^{[2]}$ Power Down Current	Max. V_{CC} , $\overline{CS}_x \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		160	mA	

Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	90	pF
COUT	Output Capacitance	$V_{CC}^{\Lambda} = 5.0V$	30	pr

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
 A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. TA is the "instant on" case temperature.

1830-6




Switching Characteristics Over Operating Range [5]

Downstown	Description	1830I	1D-30	1830	HD-35	18301	HD-45	1830HD-55		Unit
Parameters	2 Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Omt
READ CYC	CLE									
tRC	Read Cycle Time	30		35		45		55		ns
t _{AA}	Address to Data Valid		30		35		45	-	55	ns
^t OHA	Output Hold from Address Change	3		3		3		3		ns
tACS	CS LOW to Data Valid		30		35		45		55	ns
tLZCS	CS LOW to Low Z ^[7]	3		3		3		3		ns
tHZCS	CS HIGH to High Z[6, 7]		15		20		20		20	ns
t _{PU}	CS LOW to Power Up	0		0		0		0		ns
t _{PD}	CS HIGH to Power Down		30		35		45		55	ns
WRITE CY	CLE [8]						-			
twc	Write Cycle Time	30		35		45		55		ns
tscs	CS LOW to Write End	25		30		40		40		ns
t_{AW}	Address Set-up to Write End	25		30		40		40		ns
t _{HA}	Address Hold from Write End	2		2		2		2		ns
tSA	Address Set-up to Write Start	2		2		2		2		ns
t _{PWE}	WE Pulse Width	25		25		30		40		ns
t _{SD}	Data Set-up to Write End	20		20		25		25		ns
tHD	Data Hold from Write End	2		2		2		2		ns
tLZWE	WE HIGH to Low Z ^[7]	3		3		3		3		ns
tHZWE	WE LOW to High Z ^[6, 7]	0	20	0	20	0	20	0	20	ns

Notes:

- 5. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- t_{HZCS} and t_{HZCME} are specified with C_L = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- 7. At any given temperature and voltage condition, $t_{\mbox{\scriptsize HZCS}}$ is less than $t_{\mbox{\scriptsize LZCS}}$ for any given device.
- 8. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 9. WE is HIGH for read cycle.
- 10.Device is continuously selected, $\overline{\text{CS}} = V_{\text{IL}}$
- 11. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT

167 Ω OUTPUT O

Military

183

3V OUTPUT O 125Ω 1.90V 1830-5 Commercial




Data Retention Characteristics (L Version Only)

		m - 4 C - 1141	CYM1		
Parameter	Description	Test Conditions	Min.	Max.	Units
V _{DR}	V _{CC} for Retention of Data		2.0		v
ICCDR	Data Retention Current	$\frac{V_{CC} = 2.0V}{\overline{CS}} \ge V_{CC} - 0.2V$		32	mA
t _{CDR}	Chip Deselect to Data Retention Time	$CS \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _R	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC^[12]}		ns
ILI	Input Leakage Current			8	μА

Notes:


12. t_{RC} = Read Cycle Time.

Data Retention Waveform



Switching Waveforms[10]


Read Cycle No. 1^[9, 10]






Switching Waveforms (Continued)






Write Cycle No. 1 (WE Controlled)[8]



18330-10

Write Cycle No. 2 (CS Controlled)[8]



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

$\overline{CS}_{\mathbf{x}}$	WEx	Input/Outputs	Mode
H	Х	High Z	Deselect Power Down
L	Н	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
30	M1830HD-30C	HD06	Commercial
	M1830LHD-30C	HD06	
35	M1830HD-35C	HD06	Commercial
	M1830LHD-35C	HD06	
	M1830HD-35MB	HD06	Military
	M1830LHD-35MB	HD06	
45	M1830HD-45C	HD06	Commercial
	M1830LHD-45C	HD06	
	M1830HD-45MB	HD06	Military
	M1830LHD-45MB	HD06	
55	M1830HD-55C	HD06	Commercial
	M1830LHD-55C	HD06	
	M1830HD-55MB	HD06	Military
-	M1830LHD-55MB	HD06	

Document #: 38-M-00017



64K x 32 Static RAM Module

Features

- High-density 2M bit SRAM Module
- High speed CMOS SRAMs
 - Access time 25 ns
- Low active power 4 W (max)
- SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .50 in.
- Small PCB footprint 1.2 sq in.
- JEDEC compatible pinout
- 2V data retention (L version)

Functional Description

The CYM1831 is a high performance 2M-bit Static RAM module organized as 64K words by 32 bits. This module is constructed from eight 64K x 4 SRAMs SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $(\overline{CS}_1, \overline{CS}_2, \overline{CS}_3)$ and \overline{CS}_4 are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.


Writing to each byte is accomplished when the appropriate chip selects (\overline{CS}_N) and write enable (\overline{WE}) inputs are both LOW. Data on the input/output pins (I/O_X) is written into the memory

location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking the chip selects (\overline{CS}_N) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins (I/O_X) .

The data input/output pins stay in the high impedance state when write enable (\overline{WE}) is LOW, or the appropriate chip selects are HIGH.

Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC standard modules can be interchanged.



Selection Guide

	1831PZ-25	1831PZ-35	1831PZ-45
Maximum Access time (ns)	25	35	45
Maximum Operating Current (mA)	720	720	720
Maximum Standby Current (mA)	160	160	160



Maximum Ratings

Transment Transme
(Above which the useful life may be impaired)
Storage Temperature65 $^{\circ}$ C to +150 $^{\circ}$ C
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential0.5V to $$ + 7.0V
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0V$
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)

Static Discharge Voltage(Per MIL-STD-883 Method 3015.2)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over Operating Range

Parameters	Description	Test Conditions	CYM1	1831PZ	
rarameters	Description	Test Conditions	Min.	Max.	Units
Voн	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V _{IH}	Input HIGH Voltage		2.2	Vcc	V
V_{IL}	Input LOW Voltage		-3.0	0.8	V
I_{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$	-20	+20	μА
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-20	+20	μΑ
Ios	Output Short Circuit Current ^[1]	$V_{CC} = Max., V_{OUT} = GND$		-350	mA
Icc	VCC Operating Supply Current	$\frac{V_{CC} = \text{Max., I}_{OUT} = 0 \text{ mA}}{\overline{\text{CS}}_{N} \leq V_{IL}}$		720	mA
I _{SB1}	Automatic CS [2] Power Down Current	Max. V_{CC} ; $\overline{CS}_N \ge V_{IH}$ Min. Duty Cycle = 100%		160	mA
I _{SB2}	Automatic CS [2] Power Down Current	$\begin{array}{l} \text{Max. } V_{\text{CC}}; \overline{\text{CS}}_{\text{N}} \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V \text{ or} \\ V_{\text{IN}} \leq 0.3V \end{array}$		160	mA

Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	70	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	35	pr

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values
- 3. Tested on a sample basis.

AC Test Loads and Waveforms




Figure 2

1831-4

1831-5 OUTPUT O



Switching Characteristics Over Operating Range [4]

Paramatana	Description	1831PZ-25		1831PZ-35		1831PZ-45		Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYC	CLE							
t _{RC}	Read Cycle Time	25		35		45		ns
tAA	Address to Data Valid		25		35		45	ns
^t OHA	Data Hold from Address Change	3		3		3		ns
t _{ACS}	CS LOW to Data Valid		25		35		45	ns
^t DOE	OE LOW to Data Valid		15		25		30	ns
t _{LZOE}	OE LOW to LOW Z	0		0		0		ns
tHZOE	OE HIGH to HIGH Z		10		20		20	ns
t _{LZCS}	CS LOW to Low Z [6]	3		3		3		ns
tHZCS	CS HIGH to High Z[5, 6]		10		15	.,,	20	ns
t _{PU}	CS LOW to Power Up	0		0		0		ns
tPD	CS HIGH to Power Down		25		35		45	ns
WRITE CY	(CLE [7]						'	···
twc	Write Cycle Time	20		25		35		ns
tscs	CS LOW to Write End	20		30		40		ns
t _{AW}	Address Set-up to Write End	20		30		40		ns
t _{HA}	Address Hold from Write End	2		2		2		ns
tsA	Address Set-up to Write Start	2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		30		ns
t _{SD}	Data Set-up to Write End	13		20		25		ns
tHD	Data Hold from Write End	2		2		2		ns
tLZWE	WE HIGH to Low Z ^[6]	3		5		5		ns
tHZWE	WE LOW to High Z ^[5, 6]	0	10	0	12	0	15	ns

Notes:

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- 5. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is HIGH for read cycle.

- Device is continuously selected, \$\overline{CS}\$ = V_{IL} and \$\overline{OE}\$ = V_{IL}
 Address valid prior to or coincident with \$\overline{CS}\$ transition low.
 \$\overline{CS_1}\$, \$\overline{CS_2}\$, \$\overline{CS_3}\$ and \$\overline{CS_4}\$ are represented by \$\overline{CS}\$ in the switching Characteristics. acteristics and Waveforms.



Data Retention Characteristics (L Version Only)


Parameter			CYM1831		T
	Description	Test Conditions	Min.	Max.	Units
V _{DR}	V _{CC} for Retention Data		2.0		V
ICCDR	Data Retention Current	$\underline{V_{CC}} = 2.0V$,		32	mA
t _{CDR} [13]	Chip Deselect to Data Retention Time	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$	0		ns
t _R [13]	Operation Recovery Time	or $V_{\rm IN} \le 0.2V$	t _{RC^[12]}		ns
I _{LI} [13]	Input Leakage Current			20	μА

Notes:

12. t_{RC} = Read Cycle Time.


13. Guaranteed, not tested.

Data Retention Waveform



Switching Waveforms[11]


Read Cycle No. 1[8, 9]




1831-7




Switching Waveforms (Continued)






Write Cycle No. 1 (WE Controlled)[7]



Write Cycle No. 2 (CS Controlled)[7]



Note: If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.



Truth Table

\overline{CS}_{N}	WE	ŌĒ	Input/Outputs	Mode
Н	Х	X	High Z	Deselect Power Down
L	Н	L	Data Out	Read
L	L	X	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
25	CYM1831PZ-25C	PZ01	Commercial
	CYM1831LPZ-25C	PZ01	
35	CYM1831PZ-35C	PZ01	
	CYM1831LPZ-35C	PZ01	
45	CYM1831PZ-45C	PZ01	
	CYM1831LPZ-45C	PZ01	

Document #: 38-M-00018



64K x 32 Static RAM Module

Features

- High-density 2M bit SRAM Module
- High speed CMOS SRAMs
 - Access time 35 ns
- Low active power 5.4 W (max)
- SMD Technology
- TTL compatible inputs and outputs
- Low profile
 - Max. height .50 in.
- Small PCB footprint 1.0 sq in.


Functional Description

The CYM1832 is a high performance 2M-bit Static RAM module organized as 64K words by 32 bits. This module is constructed from eight 64K x 4 SRAMs SOJ packages mounted on an epoxy laminate board with pins. Four chip selects $(\overline{CS}_1, \overline{CS}_2, \overline{CS}_3)$ and \overline{CS}_4 are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects. Writing to each byte is accomplished when the appropriate chip selects (\overline{CS}_N) and write enable (\overline{WE}) inputs are both LOW. Data on the input/output pins

 (I/O_x) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{15})$.

Reading the device is accomplished by taking the chip selects (\overline{CS}_N) LOW, while write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data input/output pins (I/O_X) .

The data input/output pins stay in the high impedance state when write enable (WE) is LOW, or the appropriate chip selects are HIGH.



Selection Guide

	1832PZ-35	1832PZ-45	1832PZ-55
Maximum Access time (ns)	35	45	55
Maximum Operating Current (mA)	980	980	980
Maximum Standby Current (mA)	240	240	240



Maximum Ratings

1)

Storage Temperature -45°C to + 125°C

Ambient Temperature with

Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State -0.5V to +7.0V

DC Input Voltage -0.5V to +7.0V

Operating Range

Range	Ambient Temperature	V _{CC}	
Commercial	0°C to +70°C	5V ± 10%	

Electrical Characteristics Over Operating Range

Parameters Descri	Describation	Test Conditions	CYM:	CYM1832PZ	
	Description	Test Conditions	Min.	Max.	Units
VoH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
VOL	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
Viн	Input HIGH Voltage		2.2	Vcc	V
V _{IL}	Input LOW Voltage[1]		-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	-20	+20	μА
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-100	+ 100	μΑ
I _{CC}	V _{CC} Operating Supply Current	$\frac{V_{CC} = \text{Max., I}_{OUT} = 0 \text{ mA}}{CS_{N} \le V_{IL}}$		980	mA
I_{SB_1}	Automatic CS [2] May VCC: CSN > VIII		240	mA	
I_{SB_2}	Automatic $\overline{CS}^{[2]}$ Max. V_{CC} ; $\overline{CS}_N \ge V_{CC} - 0.2V$,		120	mA	

Capacitance[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	70	pF
COUT	Output Capacitance	$V_{CC} = 5.0V$	35	. pr

Notes:

- 1. $V_{IL(MIN)}=-3.0V$ for pulse widths less than 20ns. 2. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values

3. Tested on a sample basis.

AC Test Loads and Waveforms



OUTPUT O
$$\frac{167\Omega}{}$$
 O 1.73V $^{1832-5}$




Switching Characteristics Over Operating Range [4]

Downstown	Description		PZ-35	1832	PZ-45	1832	PZ-55	Units	
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.		
READ CYC	CLE								
t _{RC}	Read Cycle Time	35		45		55		ns	
t _{AA}	Address to Data Valid		35		45		55	ns	
tOHA	Data Hold from Address Change	5		5		5		ns	
tACS	CS LOW to Data Valid		35		45		55	ns	
tLZCS	CS LOW to Low Z [6]	5		5		5		ns	
tHZCS	CS HIGH to High Z ^[5, 6]	0	25	0	30	0	30	ns	
tPU	CS LOW to Power Up	0		0		0		ns	
t _{PD}	CS HIGH to Power Down		35		45		55	ns	
WRITE CY	CLE [7]								
twc	Write Cycle Time	35		45		55		ns	
t _{SCS}	CS LOW to Write End	30		35		45		ns	
t _{AW}	Address Set-up to Write End	30		35		45		ns	
tHA	Address Hold from Write End	5		5		5		ns	
t _{SA}	Address Set-up to Write Start	_5		5		5		ns	
t _{PWE}	WE Pulse Width	30		35		45		ns	
t _{SD}	Data Set-up to Write End	20	1	25		35		ns	
tHD	Data Hold from Write End	_5		5		5		ns	
tLZWE	WE HIGH to Low Z ^[6]	3		5		5		ns	
tHZWE	WE LOW to High Z ^[5, 6]	0	15	0	20	0	30	ns	

- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in Figure 1b. Transition is measured ±500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- 7. The internal write time of the memory is defined by the overlap of CS LOW and WELOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 8. WE is HIGH for read cycle.
- Device is continuously selected, \$\overline{CS}\$ = V_{IL}
 Address valid prior to or coincident with \$\overline{CS}\$ transition low.
- 11. $\overline{CS_1}$, $\overline{CS_2}$, $\overline{CS_3}$ and $\overline{CS_4}$ are represented by \overline{CS} in the switching Characteristics and Waveforms.

Switching Waveforms[11]

Read Cycle No. 1[8, 9]



1832-6


1832-8

1832-9




Switching Waveforms (Continued)


Read Cycle No. 2^[8, 10]



Write Cycle No. 1 (WE Controlled)[7]



Write Cycle No. 2 (CS Controlled)[7]



Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high impedance state.



Truth Table

$\overline{\text{CS}}_{N}$	WE	Input/Outputs	Mode
Н	Х	High Z	Deselect Power Down
L	Н	Data Out	Read
L	L	Data In	Write

Ordering Information

Speed	Ordering Code	Package Type	Operating Range
35	CYM1832PZ-35C	PZ02	Commercial
45	CYM1832PZ-45C	PZ02	
55	CYM1832PZ-55C	PZ02	

Document #: 38-M-00019

		7
	PRODUCT INFORMATION	1
	STATIC RAMS	2
	PROMS	3
-	EPLDS	4
	LOGIC	5
	RISC ====================================	6
	MODULES	7
	ECL	8
	MILITARY	9
	BRIDGEMOS =============	10
	QUICKPRO	11
	PLD TOOLKIT	12
	QUALITY AND	13
	RELIABILITY	
	APPLICATION BRIEFS	14
		46
	PACKAGES	15



Section Contents

PROMs (Program	nmable Read Only Memory)	Page Number
Introduction to PROMs.		
Device Number	Description	
CY7C225	512 x 8 Registered PROM	
CY7C235	1024 x 8 Registered PROM	
CY7C245	2048 x 8 Reprogrammable Registered PROM	
CY7C245A	2048 x 8 Reprogrammable Registered PROM	
CY7C251	16,384 x 8 Reprogrammable Power Switched PROM	
CY7C254	16,384 x 8 Reprogrammable PROM	
CY7C261	8192 x 8 Reprogrammable Power Switched PROM	
CY7C263	8192 x 8 Reprogrammable PROM	
CY7C264	8192 x 8 Reprogrammable PROM	
CY7C265	64K Registered PROM	
CY7C266	8192 x 8 Reprogrammable EPROM	
CY7C268	8192 x 8 Reprogrammable Registered Diagnostic PROM	
CY7C269	8192 x 8 Reprogrammable Registered Diagnostic PROM	
CY7C271	32,768 x 8 Reprogrammable Power Switched PROM	
CY7C274	32,768 x 8 Reprogrammable PROM	
CY7C277	32,768 x 8 Reprogrammable Registered PROM	
CY7C279	32,768 x 8 Reprogrammable Registered PROM	
CY7C281	1024 x 8 PROM	
CY7C282	1024 x 8 PROM	
CY7C285	65,536 x 8 Reprogrammable Fast Column Access PROM	
CY7C289	65,536 x 8 Reprogrammable Fast Column Access PROM	
CY7C286	65,536 x 8 Reprogrammable Registered PROM	3-128
CY7C287	65,536 x 8 Reprogrammable Registered PROM	
CY7C291	2048 x 8 Reprogrammable PROM	
CY7C292	2048 x 8 PROM	
CY7C291A	2048 x 8 Reprogrammable PROM	
CY7C292A	2048 x 8 Reprogrammable PROM	
CY7C293A	2048 x 8 Reprogrammable PROM	
PROM Programming Inf	formation	

Introduction to CMOS PROMs

1: Product Line Overview

The Cypress CMOS family of PROMs span 4K to 256K bit densities, three functional configurations, and are all byte-wide. The product line is available in both 0.3 and 0.6 inch wide dual-in-line plastic and CERDIP as well as LCC and PLCC packages. The programming technology is EPROM and therefore windowed packages are available in both dual-in-line and LCC configurations, providing erasable products. These byte-wide products are available in registered versions at the 512, 1K, 2K, and 8K by 8 densities, and in non-registered versions at the 1K, 2K, 8K, 16K and 32K by 8 densities. The registered devices operate in either synchronous or asynchronous output enable modes and may have an initialize feature to preload the pipeline register. The 8K by 8 registered devices feature a diagnostic shadow register which allows the pipeline register to be loaded or examined via a serial path.

Cypress PROMs perform at the level of their bipolar equivalents or beyond with reduced power levels of CMOS technology. They are capable of 2001 volts of ESD and operate with 10% power supply tolerances.

2: Technology Introduction

Cypress PROMs are executed in an "N" well CMOS EPROM process. Densities of 128K and under with the exception of the "A" series devices use the 1.2 micron PROM I technology. The 16K "A" series devices and the future 256K PROMs use the 0.8 micron PROM II technology with a single ended memory cell. The process provides basic gate delays of 235 picoseconds for a fanout of one at a power consumption of 45 femto joules. The process provides the basis for the development of LSI products that outperform the fastest bipolar products currently available.


Although CMOS static RAMs have challenged bipolar RAMs for speed, CMOS EPROMs have always been a factor of three to ten times slower than bipolar fuse PROMs. There have been two major limitations on CMOS EPROM speed; 1) the single transistor EPROM cell is inherently slower than the bipolar fuse element, and 2) CMOS EPROM technologies have been optimized for cell programmability and density, almost always at the expense of speed. In the Cypress CMOS EPROM technology, both of the aformentioned limitations have been overcome to create CMOS PROMs with performance superior to PROMs implemented in bipolar technology.

In all Cypress PROMs, speed and programmability are optimized independently by separating the read and write transistor functions. Also, for the first time a substrate bias generator is employed in an EPROM technology to improve performance and raise latchup immunity to greater than 200 mA. The result is a CMOS EPROM technology that challenges bipolar fuse technology for both density and speed. In addition, at higher densities, performance and density surpasses the best that bipolar can provide. Limitations of devices implemented in the bipolar fuse technology such as PROGRAMMING YIELD, POWER DISSIPATION and HIGHER DENSITY PERFORM-ANCE are eliminated or greatly reduced using Cypress CMOS EPROM technology.

3: Design Approach

A. Four Transistor Differential Memory Cell

The 4K, 8K, and 16K PROM (except "A" version) use an N-Well CMOS technology along with a new differential four transistor EPROM cell that is optimized for speed. The area of the four transistor cell is 0.43 square mils and the die size is 19,321 square mils for the 2K by 8 PROM (Figure 1). The floating gate cell is optimized for high read current and fast programmability. This is accomplished by separating the read and program transistors (Figure 2). The program transistor has a separate implant to maximize the generation and collection of hot electrons while the read transistor implant dose is chosen to provide a large read current. Both the n and p channel peripheral transistors have self-aligned, shallow, lightly doped drain (LDD) junctions. The LDD structure reduces overlap capacitance for speed improvement and minimizes hot electron injection for improved reliability. Although common for NMOS static and dynamic RAMs, an on-chip substrate bias generator is used for the first time in an EPROM technology. The results are improved speed, greater than 200 mA latch-up immunity and high parasitic field inversion voltages during programming.



0034-2




Figure 1

Figure 2. Non-volatile cell optimized for speed and programmability

Access times of less than 35 ns at 16K densities and 30 ns at 4K and 8K densities over the full operating range are achieved by using differential design techniques and by to-



Introduction to CMOS PROMs (Continued)




Figure 3. Differential sensing

levels to input pins. Both logic "ONE" and logic "ZERO"

0034-3

tally separating the read and program paths. This allows the read path to be optimized for speed. The X and Y decoding paths are predecoded to optimize the power-delay product. A differentail sensing scheme and the four transistor cell are used to sense bit-line swings as low as 100 mV at high speed. The sense amplifier (Figure 3) consists of three stages of equal gain. A gain of 4 per stage was found to be optimum. The Cascode stage amplifies the bit line swings and feeds them into a differential amplifier. The output of the differential amplifier is further amplified and voltages shifted by a level shifter and latch. This signal is then fed into an output buffer having a TTL fan-out of ten.

B. Two Transistor Memory Cell

The Cypress 64K and greater density PROMs use a two transistor memory cell. This cell uses a single ended sensing scheme with the exception of the 256K device which uses a differential sensing circuit. This combination allows for a more compact design and reduced manufacturing costs. This is an excellent compromise between performance and high density, allowing the development of devices with performance of 35 ns and 45 ns access times at densities from 64K to 256K bits and 25 ns for the "A" series 16K using the PROM II technology. This two transistor cell still uses the high speed read transistor and the optimized EPROM transistor for performance and reliable programming. The sense amplifier uses a reference voltage on one input and the read transistor on the other, instead of two read transistors. This single ended sensing is a more conventional technique and has the effect of causing an erased device to contain all "0"s.

4: Programming

A. Differential Memory Cells

Cypress PROMs are programmed a BYTE at a time by applying 12 to 14 volts on one pin and the desired logic are programmed into the differential cell. A BIT is programmed by applying 12 to 14 volts on the control gate and 9 volts on the drain of the floating gate write transistor. This causes hot electrons from the channel to be injected onto the floating gate thereby raising the threshold voltage. Because the read transistor shares a common floating gate with the program transistor, the threshold of the read transistor is raised from about 1 volt to greater than 5 volts resulting in a transistor that is turned "OFF" when selected in a read mode of operation. Since both sides of the differential cell are at equal potential before programming, a threshold shift of 100 mV is enough to be determined as the correct logic state. Because an unprogrammed cell has neither a ONE nor a ZERO in it before programming, a special BLANK CHECK mode of operation is implemented. In this mode the output of each half of the cell is compared against a fixed reference which allows distinction of a programmed or unprogrammed cell. A MARGIN mode is also provided to monitor the thresholds of the individual BITs allowing the monitoring of the quality of programming during the manufacturing operation.

B. Single Ended Memory Cells

The programming mechanism of the EPROM transistor in a single ended memory cell is the same as its counterpart in a double ended memory cell. The difference is that only ones "1"s are programmed in a single ended cell. A "1" applied to the I/O pin during programming causes an erased EPROM transistor to be programmed while a "0" allows the EPROM transistor to remain unprogrammed.

5: Erasability

For the first time at PROM speeds, Cypress PROMs using CMOS EPROM technology offer reprogrammability when packaged in windowed CERDIP. This is available at densities of 16K and larger, both registered and non-registered.



Introduction to CMOS PROMs (Continued)

Wavelengths of light less than 4000 Angstroms begin to erase Cypress PROMs. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 30-35 minutes. The industry EPROM erasure standard is 15 Wsec/cm². Cypress EPROMs require 1½ longer erase times.

The PROM needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Some devices are sensitive to photo-electric effects during programming. Cypress recommends covering the windows of reprogrammable devices during programming.

6: Reliability

The CMOS EPROM approach to PROMs has some significant benefits to the user in the area of programming and functional yield. Since a cell may be programmed and erased multiple times, CMOS PROMs from Cypress can be tested 100% for programmability during the manufacturing process. Because each CMOS PROM contains a PHANTOM array, both the functionality and performance of the devices may be tested after they are packaged thus assuring the user that not only will every cell program, but that the product performs to the specification.



512 x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed
 - 25 ns max set-up
 - 12 ns clock to output
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Buffered Common PRESET and CLEAR inputs
- EPROM technology, 100% programmable

- Slim, 300 mil, 24 pin plastic or hermetic DIP, or 28 pin LCC
- 5V ±10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500V static discharge


Product Characteristics

The CY7C225 is a high performance 512 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP and 28 pin Leadless Chip Carrier. The memory cells utilize proven EPROM

floating gate technology and byte-wide intelligent programming algorithms.

The CY7C225 replaces bipolar devices and offers the advantages of lower power, superior performance and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C225 has asynchronous PRE-SET and CLEAR functions.



Selection Guide

		7C225-25	7C225-30	7C225-35	7C225-40	
Maximum Set-up Time (ns)		25	30	35	40	
Maximum Clock to Ouput (ns	um Clock to Ouput (ns)		15	20	25	
Maximum Operating	Commercial	90	90		90	
Current (mA)	Military		120	120	120	



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage $\dots -3.0$ V to ± 7.0 V

Static Discharge Voltage	>1500V
Latch-un Current	> 200 m A

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$		
Commercial	0°C to +70°C	5V ± 10%		
Military[6]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range^[7]

DC Program Voltage (Pins 7, 18, 20)14.0V

Parameters	Description	Test Cond	itions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		v	
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = V_{IN} = V_{IH} \text{ or } V_{IL}$		0.4	v	
v_{IH}	Input HIGH Level	Guaranteed Input Logic Voltage for All Inputs [2]	2.0		v	
v_{IL}	Input LOW Level	Guaranteed Input Logic Voltage for All inputs [2]		0.8	V	
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	-10	+10	μΑ	
v_{CD}	Input Clamp Diode Voltage	Note 1				
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled ^[4]		-40	+40	μΑ
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V^{[3]}$		-20	-90	mA
7	Bower Summler Commons	$GND \le V_{IN} \le V_{CC}$	Commercial		90	- A
I_{CC}	Power Supply Current	$V_{CC} = Max.$	Military		120	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
C _{OUT}	Output Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	8	pF

Notes:

- The CMOS process does not provide a clamp diode. However, the CY7C225 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- Tested initially and after any design or process changes that may affect these parameters.
- 6. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.




Switching Characteristics Over Operating Range [7, 8]

Donomotoma	Description	7C2	25-25	7C2	25-30	7C2	25-35	7C2	25-40	Units
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
tsa	Address Setup to Clock HIGH	25		30		35		40		ns
tHA	Address Hold from Clock HIGH	0		0		0		0		ns
tco	Clock HIGH to Valid Output		12		15		20		25	ns
tPWC	Clock Pulse Width	10		15		20		20		ns
tses	Es Setup to Clock HIGH	10		10		10		10		ns
tHES	E _S Hold from Clock HIGH	0		5		5		5		ns
t _{DP} , t _{DC}	Delay from PRESET or CLEAR to Valid Output		20		20		20		20	ns
t _{RP} , t _{RC}	PRESET or CLEAR Recovery to Clock HIGH	15		20	,	20		20		ns
tpwp, tpwc	PRESET or CLEAR Pulse Width	15		20		20		20		ns
t _{COS}	Valid Output from Clock HIGH ^[1]		20		20		25		30	ns
tHZC	Inactive Output from Clock HIGH ^[1, 3]		20		20		25		30	ns
tDOE	Valid Output from E LOW ^[2]		20		20		25		30	ns
t _{HZE}	Inactive Output from E HIGH ^[2, 3]		20	}	20		25		30	ns

Notes:

- 1. Applies only when the synchronous (Es) function is used.
- 2. Applies only when the asynchronous (E) function is used.
- 3. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.
- 4. Tests are performed with rise and fall times of 5 ns or less.
- 5. See Figure 1a for all switching characteristics except tHZ.
- 6. See Figure 1b for tHZ.
- 7. All device test loads should be located within 2" of device outputs.
- 8. See the last page of this specification for Group A subgroup testing information.

AC Test Loads and Waveforms[5, 6, 7]



Equivalent to:

THÉVENIN EQUIVALENT

100 Ω

O 2.0 V

0020-4

Functional Description

The CY7C225 is a CMOS electrically Programmable Read Only Memory organized as 512 words x 8-bits and is a pinfor-pin replacement for bipolar TTL fusible link PROMs. The CY7C225 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous (E_S) and asynchronous (E) output enables, and CLEAR and PRESET inputs.

Upon power-up, the synchronous enable (\overline{E}_S) flip-flop will be in the set condition causing the outputs (O_0-O_7) to be in the OFF or high impedance state. Data is read by

applying the memory location to the address inputs (A_0-A_8) and a logic LOW to the enable (\overline{E}_8) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) provided the asynchronous enable (\overline{E}) is also LOW.

The outputs may be disabled at any time by switching the asynchronous enable (E) to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.



Functional Description (Continued)

Regardless of the condition of \overline{E} , the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable (\overline{E}_S) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if \overline{E} is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C225 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.


System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C225 has buffered asynchronous CLEAR and PRESET input (INIT). The initialize function is useful during power-up and time-out sequences.

Applying a LOW to the PRESET input causes an immediate load of all ones into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). Applying a LOW to the CLEAR input, resets the flip-flops to all zeros. The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

When power is applied the (internal) synchronous enable flip-flop will be in a state such that the outputs will be in the high impedance state. In order to enable the outputs a clock must occur and the Es input pin must be LOW at least a setup time prior to the clock LOW to HIGH transition. The E input may then be used to enable the outputs.

Switching Waveforms



0020-6


Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- 1. Ensure that adequate decoupling capacitance is employed across the device $V_{\rm CC}$ and ground terminals. Multiple capacitors are recommended, including a 0.1 μ F or larger capacitor and a 0.01 μ F or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Device Programming

Overview:

There is a programmable function contained in the 7C225 CMOS 512 x 8 Registered PROM; the 512 x 8 array. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped.

The 512 x 8 array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP} [1]	Programming Voltage	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input High Voltage	3.0		v
V_{ILP}	Input Low Voltage		0.4	v
V _{OH} ^[2]	Output High Voltage	2.4		v
V _{OL} [2]	Output Low Voltage		0.4	. v
Ірр	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	100	10,000	μs
tas	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F [3]	V _{PP} Rise and Fall Time	50		ns
tvD	Delay to Verify	1.0		μs
tvp	Verify Pulse Width	2.0		μs
t _{DV}	Verify Data Valid		1.0	μs
t _{DZ}	Verify HIGH to High Z		1.0	μs

Notes:

^{1.} V_{CCP} must be applied prior to V_{PP}.

^{2.} During verify operation.

^{3.} Measured 10% and 90% points.



Mode Selection

Table 3

			P	in Function[[]		
Mode	Read or Output Disable	CP	Es	CLR	Ē	PS	Outputs
Wiode	Other	PGM	VFY	V _{PP}	Ē	PS	(9-11,13-17)
	Pin	(18)	(19)	(20)	(21)	(22)	
Read ^[2,3]		X	v_{IL}	v_{IH}	v_{IL}	v_{IH}	Data Out
Output Disa	ble[5]	Х	V _{IH}	v_{IH}	X	v_{IH}	High Z
Output Disa	ble	Х	X	V _{IH}	V _{IH}	v_{IH}	High Z
CLEAR		Х	v_{IL}	v_{IL}	v_{IL}	V _{IH}	Zeros
PRESET		X	v_{IL}	v_{IH}	v_{IL}	v_{IL}	Ones
Program ^[4]		V _{ILP}	V _{IHP}	V _{PP}	V _{IHP}	V _{IHP}	Data In
Program Ver	rify ^[4]	V _{IHP}	V _{ILP}	V _{PP}	V _{IHP}	V _{IHP}	Data Out
Program Inh	nibit[4]	V _{IHP}	V _{IHP}	V _{PP}	V _{IHP}	v_{IHP}	High Z
Intelligent P	rogram ^[4]	V _{ILP}	V _{IHP}	V _{PP}	V _{IHP}	V _{IHP}	Data In
Blank Check	Ones[4]	V _{PP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	Ones
Blank Check	Zeros[4]	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}	Zeros

Notes:

- 1. X = Don't care but not to exceed V_{PP} .
- During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3. Pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

- 4. During programming and verification, all unspecified pins to be at $V_{\rm ILP}\!.$
- 5. Pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.

The CY7C225 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in *Figure 4*.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.






Figure 4. Programming Flowchart



Programming Sequence 512 x 8 Array

Power the device for normal read mode operation with pin 18, 19, 20 and 21 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figure 5. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one

additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.

Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 511. A device is considered virgin if all locations are respectively "1's" and "0's" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.




Figure 5. PROM Programming Waveforms



Ordering Information

Speed ns		Oudoning		Operating	
tsa	tco	Code	Туре	Range	
25	12	CY7C225-25PC CY7C225-25DC CY7C225-25LC	P13 D14 L64	Commercial	
30	15	CY7C225-30PC CY7C225-30DC CY7C225-30LC	P13 D14 L64	Commercial	
		CY7C225-30DMB CY7C225-30LMB	D14 L64	Military	
35	20	CY7C225-35DMB CY7C225-35LMB	D14 L64	Military	
40	25	CY7C225-40PC CY7C225-40DC CY7C225-40LC	P13 D14 L64	Commercial	
		CY7C225-40DMB CY7C225-40LMB	D14 L64	Military	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{SA}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tco	7,8,9,10,11
t _{DP}	7,8,9,10,11
tRP	7,8,9,10,11

Document #: 38-00002-B



1024 x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed
 - 25 ns max set-up
 - 12 ns clock to output
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP or 28 pin LCC

- 5V $\pm 10\%$ V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500V static discharge


Product Characteristics

The CY7C235 is a high performance 1024 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP or 28-pin Leadless Chip carrier. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C235 replaces bipolar devices and offers the advantages of lower

power, superior performance and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C235 has an asynchronous initialize function (INIT). This function acts as a 1025th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.



Selection Guide

		7C235-25	7C235-30	7C235-40
Maximum Set-up Time (ns)		25	30	40
Maximum Clock to Output (ns)		12	15	20
Maximum Operating	Commercial	90	90	90
Current (mA)	Military		120	120



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to + 125°C

Supply Voltage to Ground Potential
(Pin 24 to Pin 12 for DIP) -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State.....-0.5V to +7.0V

Electrical Characteristics Over Operating Range[7]

00,	, 1100 0000001.)	
	Static Discharge Volume	>1500V
	(Per MIL-STD-883 Method 3015)	
	Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +70°C	5V ± 10%		
Military[6]	-55°C to +125°C	5V ± 10%		

Parameters	Description	Test Condit	ions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4	# ./ ·	v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{II}$			0.4	v
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs ^[2]		2.0		v
v_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs ^[2]			0.8	v
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	μΑ
v_{CD}	Input Clamp Diode Voltage	Note 1				
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC} Ou$	tput Disabled ^[4]	-40	+40	μΑ
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V[3]$		-20	-90	mA
T	Power Security Courses	$GND \le V_{IN} \le V_{CC}$	Commercial		90	4
I_{CC}	Power Supply Current	$V_{CC} = Max.$	Military		120	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	-E
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pr

Notes:

- 1. The CMOS process does not provide a clamp diode. However, the CY7C235 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- Tested initially and after any design or process changes that may affect these parameters.
- 6. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.



Switching Characteristics Over Operating Range [4, 8]

Parameters	Description	7C2	7C235-25		7C235-30		7C235-40	
rarameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{SA}	Address Setup to Clock HIGH	25		30		40		ns
t _{HA}	Address Hold from Clock HIGH	0		0		0		ns
tco	Clock HIGH to Valid Output		12		15		20	ns
tPWC	Clock Pulse Width	12		15		20		ns
t _{SES}	ES Setup to Clock HIGH	10		10		15		ns
tHES	E _S Hold from Clock HIGH	5		5		5		ns
t _{DI}	Delay from INIT to Valid Output		25		25		35	ns
t _{RI}	INIT Recovery to Clock HIGH	20		20		20		ns
tpWI	INIT Pulse Width	20		20		25		ns
tcos	Inactive to Valid Output from Clock HIGH[1]		20		20		25	ns
tHZC	Inactive Output from Clock HIGH ^[1, 3]		20		20		25	ns
t _{DOE}	Valid Output from E LOW[2]		20		20		25	ns
t _{HZE}	Inactive Output from E HIGH[2, 3]		20		20		25	ns

Notes:

- 1. Applies only when the synchronous (\overline{E}_S) function is used.
- 2. Applies only when the asynchronous (E) function is used.
- Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.
- 4. Tests are performed with rise and fall times of 5 ns or less.
- See Figure 1a for all switching characteristics except t_{HZ}.
- 6. See Figure 1b for tHZ.

167 Ω

0005-3

- 7. All device test loads should be located within 2" of device outputs.
- 8. See the last page of this specification for Group A subgroup testing information.

ALL INPUT PULSES

AC Test Loads and Waveforms [5, 6, 7]




Figure 1a

Figure 1b

Equivalent to:

Functional Description

The CY7C235 is a CMOS electrically Programmable Read Only Memory organized as 1024 word x 8-bits and is a pinfor-pin replacement for bipolar TTL fusible link PROMs. The CY7C235 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous (ES) and asynchronous (E) output enables and asynchronous initialization (INIT).

Upon power-up, the synchronous enable (\overline{E}_S) flip-flop will be in the set condition causing the outputs (O_0-O_7) to be in the OFF or high impedance state. Data is read by

applying the memory location to the address input (A_0-A_9) and a logic LOW to the enable (E_8) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) provided the asynchronous enable (E) is also LOW.

The outputs may be disabled at any time by switching the asynchronous enable $(\overline{\bf E})$ to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.



Functional Description (Continued)

Regardless of the condition of E, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable (Es) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if E is LOW. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C235 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.


The CY7C235 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and timeout sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 1025th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of "1"s and "0"s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

When power is applied the (internal) synchronous enable flip-flop will be in a state such that the outputs will be in the high impedance state. In order to enable the outputs, a clock must occur and the ES input pin must be LOW at least a setup time prior to the clock LOW to HIGH transition. The E input may then be used to enable the outputs.

When the asynchronous initialize input, INIT, is LOW, the data in the initialize byte will be asynchronously loaded into the output register. It will not, however, appear on the output pins until they are enabled, as described in the preceding paragraph.

Switching Waveforms




Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1 μF or larger capacitor and a 0.01 μF or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Device Programming

Overview:

There are two independent programmable functions contained in the 7C235 CMOS 1K x 8 Registered PROM; the 1K x 8 array, and the INITIAL BYTE. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. The erased state for the "INITIAL BYTE" is all "O's" or "LOW". The "INITIAL BYTE" may be accessed operationally through

the use of the initialize function. The 1K x 8 array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V PP[1]	Programming Voltage	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V_{IHP}	Input High Voltage	3.0		v
V _{ILP}	Input Low Voltage		0.4	v
V _{OH} [2]	Output High Voltage	2.4		v
V _{OL} [2]	Output Low Voltage		0.4	v
Ірр	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Tapic 2									
Parameter	Description	Min.	Max.	Units					
tpp	Programming Pulse Width	100	10,000	μs					
t _{AS}	Address Setup Time	1.0		μs					
t _{DS}	Data Setup Time	1.0		μs					
t _{AH}	Address Hold Time	1.0		μs					
t _{DH}	Data Hold Time	1.0		μs					
t _R ,t _F [3]	V _{PP} Rise and Fall Time	1.0		μs					
tvD	Delay to Verify	1.0		μs					
typ	Verify Pulse Width	2.0		μs					
t _{DV}	Verify Data Valid		1.0	μs					
t _{DZ}	Verify HIGH to High Z		1.0	μs					

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.
- 3. Measured 10% and 90% points.



Mode Selection

Table 3

			Pin Function					
	Read or Output Disable	A ₂	CP	$\overline{\mathbf{E}}_{\mathbf{S}}$	INIT	Ē	A ₁	Outputs
Mode	Other	A ₂	PGM	VFY	V _{PP}	Ē	A ₁	(9-11, 13-17)
	(DIP) Pin	(6)	(18)	(19)	(20)	(21)	(7)	DIP
Read[2,3]]	X	X	V_{IL}	v_{IH}	VIL	X	Data Out
Output I	Disable ^[5]	X	X	v_{IH}	V_{IH}	X	X	High Z
Output I	Disable	X	X	X	v_{IH}	v_{IH}	X	High Z
Initialize	[6]	X	X	X	V_{IL}	V_{IL}	X	1025th word
Program	[1,4]	X	V _{ILP}	V _{IHP}	V _{PP}	V _{IHP}	X	Data In
Program	Verify[1,4]	X	V _{IHP}	V _{ILP}	V _{PP}	V _{IHP}	X	Data Out
Program	Inhibit ^[1,4]	X	V_{IHP}	V _{IHP}	V _{PP}	V _{IHP}	X	High Z
Intelliger	nt Program[1,4]	х	VILP	V _{IHP}	V _{PP}	V _{IHP}	Х	Data In
Program	Initial Byte ^[4]	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	V _{IHP}	V _{PP}	Data In
Blank Cl	neck Ones[1,4]	х	V _{PP}	V _{ILP}	V _{ILP}	V_{ILP}	Х	Ones
Blank Ch	neck Zeros[1,4]	X	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	Х	Zeros

Notes:

- 1. X = Don't care but not to exceed Vpp.
- During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- Pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

- 4. During programming and verification, all unspecified pins to be at $V_{\rm ILP}\!.$
- 5. Pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.
- 6. LOW to HIGH clock transition required to enable outputs.

The CY7C235 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in *Figure 4*.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the \overrightarrow{PGM} pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CCP}=5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC}=5.0V$.






Figure 4. Programming Flowchart

0005-10



Programming Sequence 1K x 8 Array

Power the device for normal read mode operation with pin 18, 19, 20 and 21 at V_{IH}. Per Figure 6 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 6 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. PROM Programming Waveforms




Figure 6. Initial Byte Programming Waveforms



Programming the Initial Byte

The CY7C235 registered PROM has a 1025th byte of data used to initialize the value of the register. This initial byte is value "0" when the part is received. If the user desires to have a value other than "0" for register initialization, this must be programmed into the 1025th byte. This byte is programmed in a similar manner to the 1024 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has Vpp on A₁ pin 7, and V_{ILP} on A₂, pin 6, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

Bit Map Data

Programmer	Address	RAM Data
Decimal	Hex	Contents
0	0	Data
•	•	•
•	•	•
•	•	•
1023	3FF	Data
1024	400	Init Byte

Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 1023. A device is considered virgin if all locations are respectively "1's" and "0's" when addresses in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

Ordering Information

	Speed Ordering Code		Package Type	Operating Range
tsa	tco	Code	Туре	Kange
25	12	CY7C235-25PC CY7C235-25DC	P13 D14	Commercial
30	15	CY7C235-30PC CY7C235-30DC CY7C235-30JC	P13 D14 J64	
		CY7C235-30DMB CY7C235-30LMB	D14 L64	Military
40	20	CY7C235-40PC CY7C235-40DC	P13 D14	Commercial
		CY7C235-40DMB CY7C235-40LMB	D14 L64	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL}	1,2,3
I _{IX}	1,2,3
Ioz	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{SA}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tco	7,8,9,10,11

Document #: 38-00003-B




Reprogrammable 2048 x 8 Registered PROM

Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 25 ns max set-up
 - 12 ns clock to output
- Low power
 - 330 mW (commercial) for
 - -35 ns, -45 ns -660 mW (military)

- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP
- 5V $\pm 10\%$ V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar **PROMs**
- Capable of withstanding greater than 2000V static discharge



Selection Guide

· · · · · · · · · · · · · · · · · · ·			7C245-25	7C245-35	7C245-45
Maximum Setup Time (ns)		25	35	45
Maximum Clock to Outpu	ıt (ns)		12	15	25
Maximum Operating	STD	Commercial	90	90	90
Current (mA)		Military		120	120
	L	Commercial		60	60



Product Characteristics

The CY7C245 is a high performance 2048 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C245 replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C245 has an asynchronous initialize function (INIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.

Electrical Characteristics Over Operating Range [6]

Maxi	imum	Ratings

(Above which the useful life may be imp guidelines, not tested.)	aired. For user
Storage Temperature	-65°C to $+150$ °C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground Potential	0.57/4: 1.7.07/

DC Voltage Applied to Outputs in High Z State..... -0.5V to +7.0V

DC Input Voltage $\dots -3.0V$ to +7.0V

Static Discharge Voltage>2001V (Per MIL-STD-883 Method 3015)

Operating Range Ambient Range $\mathbf{v}_{\mathbf{CC}}$ Temperature 0°C to +70°C 5V ± 10% Commercial Military[7] -55°C to +125°C 5V ± 10%

D	D		7C2451	L-35, 45	7C245-25		7C245-35, 45			
Parameters	Description	Test Condit	ions	Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -V_{IN} = V_{IH} \text{ or } V_{IL}$	4.0 mA	2.4		2.4		2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	mA		0.4		0.4		0.4	v
V _{IH}	Input HIGH Level		Guaranteed Input Logical HIGH Voltage for All Inputs [1]		v _{cc}	2.0	vcc	2.0	v _{cc}	v
v_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs ^[1]			0.8		0.8		0.8	v
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	$GND \le V_{IN} \le V_{CC}$		+10	-10	+10	-10	+10	μΑ
V _{CD}	Input Clamp Diode Voltage	Note 5	Note 5				Note 5			
Ioz	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled ^[3]	$GND \le V_O \le V_{CC}$ Output Disabled ^[3]		+40	-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V^{[2]}$		-20	-90	-20	-90	-20	-90	mA
I _{CC}	Power Supply Current	$GND \leq V_{IN} \leq V_{CC}$	Commercial		60		90		90	mA
	1 Ower Supply Cultent	$V_{CC} = Max.$	Military						120	1

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	рF
Cout	Output Capacitance	$V_{CC} = 5.0V$	8	pr.

Notes:

- 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- 2. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. The CMOS process does not provide a clamp diode. However, the CY7C245 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 6. See the last page of this specification for Group A subgroup testing information.
- 7. TA is the "instant on" case temperature.



Switching Characteristics Over Operating Range^[8]

Parameters	Description	7C245-25		7C245-35		7C245-45		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Cints
tSA	Address Setup to Clock HIGH	25		35		45		ns
t _{HA}	Address Hold from Clock HIGH	0		0		0		ns
tco	Clock HIGH to Valid Output		12		15		25	ns
tPWC	Clock Pulse Width	15		20		20		ns
t _{SES}	E _S Setup to Clock HIGH	12		15		15		ns
tHES	E _S Hold from Clock HIGH	5		5		5		ns
t _{DI}	Delay from INIT to Valid Output		20		20		35	ns
t _{RI}	INIT Recovery to Clock HIGH	15		20		20		ns
tpWI	INIT Pulse Width	15		20		25		ns
tcos	Valid Output from Clock HIGH ^[1]		15		20		30	ns
tHZC	Inactive Output from Clock HIGH[1, 3]		15		20		30	ns
tDOE	Valid Output from E LOW[2]		15		20		30	ns
t _{HZE}	Inactive Output from E HIGH ^[2, 3]		15		20		30	ns

Notes:

- 1. Applies only when the synchronous (\overline{E}_S) function is used.
- 2. Applies only when the asynchronous (\overline{E}) function is used.
- Transition is measured at steady state High level —500 mV or steady state Low level +500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.
- 4. Tests are performed with rise and fall times of 5 ns or less.

AC Test Loads and Waveforms[5, 6, 7]




Figure 1a

Figure 1b

Equivalent to:




Functional Description

The CY7C245 is a CMOS electrically Programmable Read Only Memory organized as 2048 words x 8-bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous (\overline{E}_S) or asynchronous (\overline{E}) output enable and asynchronous initialization (\overline{INIT}).

Upon power-up the state of the outputs will depend on the programmed state of the enable function $(E_S \text{ or } E)$. If the synchronous enable (E_S) has been programmed, the register will be in the set condition causing the outputs

- 5. See Figure 1a for all switching characteristics except tHZ.
- 6. See Figure 1b for tHZ.
- 7. All device test loads should be located within 2" of device outputs.
- See the last page of this specification for Group A subgroup testing information.



 (O_0-O_7) to be in the OFF or high impedance state. If the asynchronous enable (E) is being used, the outputs will come up in the OFF or high impedance state only if the enable (E) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs (A_0-A_{10}) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) .

If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a



Functional Description (Continued)

logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.


If the synchronous enable (Es) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C245 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245 has an asynchronous initialize input (INIT). The initialize function is useful during power-up and timeout sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 2049th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of "1"s and "0"s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

Switching Waveforms



0016-6


Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1 μ For larger capacitor and a 0.01 μ For smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- 5. Transition is measured at steady state HIGH level -500 mV or steady state LOW level +500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C245. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 30–35 minutes. The 7C245 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Device Programming

OVERVIEW:

There are three independent programmable functions contained in the 7C245 CMOS 2K x 8 Registered PROM; the 2K x 8 array, the initial byte, and the synchronous enable bit. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. This erased state manifests itself differently in each case. The erased state for ENABLE bit is the "ASYNCHRONOUS ENABLE" mode. The erased state for the "INITIAL BYTE" is all "0's" or "LOW". The "INITIAL BYTE" may be accessed operationally thru the use of the initialize function. The 2K x 8 array uses a differential memory cell, with differential sensing techniques. In the erased state the cell contains neither a one nor a zero. The erased state of this array may be verified by using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see Table 3.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Z # 0.7 Z					
Parameter	Description	Min.	Max.	Units	
V _{PP} [1]	Programming Voltage	12.0	13.0	v	
V _{CCP}	Supply Voltage	4.75	5.25	v	
V_{IHP}	Input High Voltage	3.0		v	
V _{ILP}	Input Low Voltage		0.4	v	
V _{OH} [2]	Output High Voltage	2.4		v	
V _{OL} [2]	Output Low Voltage		0.4	v	
IPP	Programming Supply Current		50	mA	

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	100	10,000	μs
tAS	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F [3]	Vpp Rise and Fall Time	1.0		μs
t _{VD}	Delay to Verify	1.0		μs
tvp	Verify Pulse Width	2.0		μs
t_{DV}	Verify Data Valid		1.0	μs
t _{DZ}	Verify HIGH to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.
- 3. Measured 10% and 90% points.



Mode Selection

Table 3

Mode	Read or Output Disable	A ₂	CP	E/Es	INIT	A ₁	Outputs	
MIOGC	Other	A ₂	PGM	VFY	V _{PP}	A ₁	(9-11, 13-17)	
	Pin	(6)	(18)	(19)	20	(7)	Į.	
Read[2,3]		X	X	v_{iL}	v_{iH}	X	Data Out	
Output D	isable ^[5]	X	X	v_{IH}	V_{IH}	X	High Z	
Program[1,4]	X	V _{ILP}	V _{IHP}	V _{PP}	X	Data In	
Program \	Verify[1,4]	X	V _{IHP}	V _{ILP}	V _{PP}	X	Data Out	
Program l	Inhibit ^[1,4]	Х	V _{IHP}	V _{IHP}	V _{PP}	X	High Z	
Intelligent	t Program[1,4]	X	V _{ILP}	V _{IHP}	V _{PP}	Х	Data In	
Program S	Synch Enable ^[4]	VIHP	V _{ILP}	V _{IHP}	V _{PP}	V _{PP}	High Z	
Program 1	Initial Byte ^[4]	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	V _{PP}	Data In	
Blank Che	eck Ones[1,4]	X	V _{PP}	V _{ILP}	V _{ILP}	х	Ones	
Blank Che	eck Zeros[1,4]	Х	V _{PP}	V _{IHP}	V _{ILP}	Х	Zeros	

Notes:

- X = Don't care but not to exceed Vpp.
- 2. During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3. If the registered device is being operated in a synchronous mode, pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

- 4. During programming and verification, all unspecified pins to be at $V_{\rm ILP}$.
- 5. If the registered device is being operated in a synchronous mode, pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.

The CY7C245 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in *Figure 4*.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the \overrightarrow{PGM} pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{\rm CCP}=5.0{\rm V}$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{\rm CC}=5.0{\rm V}$.

Bit Map Data

Programmer	Address	RAM Data
Decimal	Hex	Contents
0	0	DATA
•	•	•
•	•	•
•	•	•
2047	7FF	DATA
2048	800	INIT BYTE
2049	801	CONTROL BYTE

Control Byte

- 00 Asynchronous output enable (default state)
- 01 Synchronous output enable






Figure 4. Programming Flowchart



Programming Sequence 2K x 8 Array

Power the device for normal read mode operation with pin 18, 19 and 20 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24X the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. PROM Programming Waveforms




Figure 6. Initial Byte Programming Waveforms

0016-12



Programming the Initialization Byte

The CY7C245 registered PROM has a 2049th byte of data used to initialize the value of the register. This initial byte is value "0" when the part is received. If the user desires to have a value other than "0" for register initialization, this must be programmed into the 2049th byte. This byte is programmed in a similar manner to the 2048 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has Vpp on A_1 pin 7, and V_{ILP} on A_2 , pin 6, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

Programming Synchronous Enable

The CY7C245 provides for both a synchronous and asynchronous enable function. The device is delivered in an asynchronous mode of operation and only requires that the user alter the device if synchronous operation is required. The determination of the option is accomplished thru the use of an EPROM cell which is programmed only if synchronous operation is required. As with the INITIAL byte, this function is addressed thru the use of a supervoltage. Per Table 3, Vpp is applied to pin 7 (A₁) with pin 6 (A₂) at V_{IHP}. This addresses the cell that programs synchronous enable. Programming the cell is accomplished with a 10 ms program pulse on pin 18 (PGM) but does not require any data as there is no choice as to how synchronous enable may be programmed, only if it is to be programmed.




Figure 7. Program Synchronous Enable

Verification of Synchronous Enable

Verification of the synchronous enable function is accomplished operationally. Power the device for read operation with pin 20 at V_{IH} , cause clock pin 18 to transition from V_{IL} to V_{IH} . The output should be in a High Z state. Take pin 20, ENABLE, to V_{IL} . The outputs should remain in a high Z state. Transition the clock from V_{IL} to V_{IH} , the outputs should now contain the data that is present. Again set pin 19 to V_{IH} . The output should remain driven. Clocking pin 18 once more from V_{IL} to V_{IH} should place the outputs again in a High Z state.

Blank Check

A virgin device contains neither one's nor zero's because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 2047. A device is considered virgin if all locations are respectively "1's" and "0's" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both one's and zero's. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.



Ordering Information

Speed	Speed (ns)		Ordering	Package	Operating
tsA	tco	mA	Code	Туре	Range
25	12	90	CY7C245-25PC	P13	Commercial
			CY7C245-25WC	W14	
35	15	60	CY7C245L-35PC	P13	Commercial
			CY7C245L-35WC	W14	
		90	CY7C245-35PC	P13	-
			CY7C245-35SC	S13	
ļ	ĺ		CY7C245-35WC	W14	1
			CY7C245-35LC	L64	
1		120	CY7C245-35DMB	D14	Military
ļ			CY7C245-35QMB	Q64	
ļ ·			CY7C245-35WMB	W14	
			CY7C245-35LMB	L64	

Speed (ns)		I_{CC}	Ordering	Package	Operating		
tSA	tco	mA	Code	Туре	Range		
45	5 25 6		CY7C245L-45PC	P13	Commercial		
		ļ	CY7C245L-45WC	W14			
		90	CY7C245-45PC	P13			
			CY7C245-45SC	S13			
		CY7C245-45		W14			
			CY7C245-45LC	L64			
	İ	120	CY7C245-45WMB	W14	Military		
		İ	CY7C245-45LMB	L64			
			CY7C245-45DMB	D14			
			CY7C245-45QMB	Q64			



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
v_{iL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
Icc	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{SA}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tco	7,8,9,10,11

Document #: 38-00004-D




Reprogrammable 2048 x 8 Registered PROM

Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 15 ns max set-up
 - 10 ns clock to output
- Low power
 - 330 mW (commercial) for
 - -35 ns
 - 660 mW (military)

- Programmable synchronous or asynchronous output enable
- On-chip edge-triggered registers
- Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- Slim, 300 mil, 24 pin plastic or hermetic DIP
- 5V $\pm 10\%$ V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge



Selection Guide

			7C245A-15	7C245A-18	7C245A-25	7C245A-35	
Maximum Setup Time (ns)			15	18	25	35	
Maximum Clock to Out	put (ns)		10	12	15	20	
Maximum Operating	STD	Commercial	120	120	90	90	
Current (mA)	310	Military			120	120	
	L	Commercial				60	



Product Characteristics

The CY7C245A is a high performance 2048 word by 8 bit electrically Programmable Read Only Memory packaged in a slim 300 mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C245A replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C245A has an asynchronous initialize function (INIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word or may be used as a PRESET or CLEAR function on the outputs.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to + 125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage $-3.0V \text{ to } +7.0V$

 DC Input Voltage
 -3.0V to +7.0V

 DC Program Voltage (Pins 7, 18, 20)
 13.0V

 UV Erasure
 7258 Wsec/cm²

Static Discharge Voltage>2001V (Per MIL-STD-883 Method 3015)

Latchup Current>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +70°C	5V ± 10%		
Military[4]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Operating Range^[7]

Danamatana	Donosistica	Test Conditions		7C245A-15, 18		7C245A-25, 35		7C245AL-35		Units	
Parameters	Description	1 est Condit	ions	Min.	Max.	Min.	Max.	Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		2.4		2.4		v		
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 10$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.4		0.4		0.4	v		
V _{IH}	Input HIGH Level	Guaranteed Input Logi Voltage for All Inputs	2.0	V _{CC}	2.0	v _{cc}	2.0	v_{cc}	v		
v_{IL}	Input LOW Level	Guaranteed Input Logi Voltage for All Inputs		0.8		0.8		0.8	v		
I_{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$		-10	+ 10	-10	+10	-10	+10	μΑ	
v _{CD}	Input Clamp Diode Voltage	Note 5				Note 5					
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled ^[3]		-40	+40	-40	+40	-40	+40	μА	
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V[2]$		-20	-90	-20	-90	-20	-90	mA	
I _{CC}	Power Supply Current	$GND \leq V_{IN} \leq V_{CC}$	Commercial		120		90		60	mA	
•••	Tower Suppry Current	$V_{CC} = Max.$	Military				120		0.4 2.0 V _{CC} 0.8 -10 +10 -40 +40 -20 -90]	

Capacitance^[6]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8]

Notes:

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 4. TA is the "instant on" case temperature.
- 5. The CMOS process does not provide a clamp diode. However, the CY7C245A is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- Tested initially and after any design or process changes that may affect these parameters.
- See the last page of this specification for Group A subgroup testing information.




Switching Characteristics Over Operating Range^[8]

Parameters	Description	7C24	5A-15	7C245A-18		7C245A-25		7C245A-35		Units
1 arameters	Description .	Min.	Max.	Min.	Max.	Min.	Max.	Min.	5A-35 Max. 15 20 20 20 20 20 20	Jines
tsA	Address Setup to Clock HIGH	15		18		25		35		ns
tHA	Address Hold from Clock HIGH	0		0	,	0		- 0		ns
tco	Clock HIGH to Valid Output		10		12		12		15	ns
tpwc	Clock Pulse Width	10		12		15		20	1	ns
t _{SES}	ES Setup to Clock HIGH	10		10		12		15		ns
thes	Es Hold from Clock HIGH	5		5		5		5		ns
t _{DI}	Delay from INIT to Valid Output		15		20		20		20	ns
t _{RI}	INIT Recovery to Clock HIGH	10		15		15		20		ns
tpwi	INIT Pulse Width	10		15		15		20		ns
tcos	Valid Output from Clock HIGH ^[1]		15		15		15		20	ns
tHZC	Inactive Output from Clock HIGH[1, 3]		15		15		15		20	ns
t _{DOE}	Valid Output from E LOW[2]		12		15		15		20	ns
t _{HZE}	Inactive Output from E HIGH ^[2, 3]		15		15		15		20	ns

Notes:

- 1. Applies only when the synchronous (\overline{E}_S) function is used.
- 2. Applies only when the asynchronous (\overline{E}) function is used.
- Transition is measured at steady state High level -500 mV or steady state Low level + 500 mV on the output from the 1.5V level on the input with loads shown in Figure 1b.

AC Test Loads and Waveforms [4, 5, 6, 7]



Equivalent to:

THÉVENIN EQUIVALENT

100 Ω


0017PUT 0 0121-6

Functional Description

The CY7C245A is a CMOS electrically Programmable Read Only Memory organized as 2048 words x 8-bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245A incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous (Es) or asynchronous (E) output enable and asynchronous initialization (INIT).

Upon power-up the state of the outputs will depend on the programmed state of the enable function (\overline{E}_S) or \overline{E}). If the synchronous enable (\overline{E}_S) has been programmed, the register will be in the set condition causing the outputs

- 4. Tests are performed with rise and fall times of 5 ns or less.
- 5. See Figure 1a for all switching characteristics except tHZ.
- 6. See Figure 1b for tHZ.
- 7. All device test loads should be located within 2" of device outputs.
- 8. See the last page of this specification for Group A subgroup testing information.



 (O_0-O_7) to be in the OFF or high impedance state. If the asynchronous enable (E) is being used, the outputs will come up in the OFF or high impedance state only if the enable (E) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs (A_0-A_{10}) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) .

If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a



Functional Description (Continued)

logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.


If the synchronous enable (E_S) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C245A decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245A has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 2049th 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of "1"s and "0"s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.

Switching Waveforms



0121-7


Notes on Testing


Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.


- 1. Ensure that adequate decoupling capacitance is employed across the device $V_{\rm CC}$ and ground terminals. Multiple capacitors are recommended, including a 0.1 μ F or larger capacitor and a 0.01 μ F or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.





Typical DC and AC Characteristics

























Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C245A. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 30–35 minutes. The 7C245A needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Device Programming

OVERVIEW:

There are three independent programmable functions contained in the 7C245A CMOS 2K x 8 Registered PROM; the 2K x 8 array, the initial byte, and the synchronous enable bit. All of the programming elements are "EPROM" cells, and are in an erased state when the device is shipped. This erased state manifests itself differently in each case. The erased state for ENABLE bit is the "ASYNCHRONOUS ENABLE" mode. The erased state for the "INITIAL BYTE" is all "0's" or "LOW". The "INITIAL BYTE" may be accessed operationally thru the use of the initialize function.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP} [1]	Programming Voltage	12.0	13.0	v
V _{CCP}	Supply Voltage	4.75	5.25	V
V _{IHP}	Input High Voltage	3.0		V
V _{ILP}	Input Low Voltage		0.4	V
V _{OH} [2]	Output High Voltage	2.4		V
V _{OL} [2]	Output Low Voltage		0.4	v
Ipp	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	200	10,000	μs
tAS	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F [3]	Vpp Rise and Fall Time	1.0		μs
tVD	Delay to Verify	1.0		μs
tvp	Verify Pulse Width	2.0		μs
t_{DV}	Verify Data Valid		1.0	μs
t _{DZ}	Verify HIGH to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.
- 3. Measured 10% and 90% points.



Mode Selection

Table 3

		Pin Function ^[1]					
Mode	Read or Output Disable	A3	CP	$\overline{\mathbf{E}}/\overline{\mathbf{E}}_{\mathbf{S}}$	INIT	A ₀	Outputs
Mode	Other	A ₃ (5)	PGM (18)	VFY (19)		. A ₀	(9-11, 13-17)
	Pin					(8)	
Read[2,3]		X	X	V _{IL}	V _{IH}	X	Data Out
Output D	isable ^[5]	X	X	v_{IH}	v_{IH}	X	High Z
Program[4	4]	X	V _{ILP}	V _{IHP}	V _{PP}	X	Data In
Program \	Verify ^[4]	X	V _{IHP}	V _{ILP}	V _{PP}	X	Data Out
Program l	Inhibit ^[4]	X	V _{IHP}	V _{IHP}	V _{PP}	X	High Z
Intelligent	t Program[4]	Х	V _{ILP}	V _{IHP}	V _{PP}	Х	Data In
Program S	Synch Enable ^[4]	V _{IHP}	V _{ILP}	V _{IHP}	V _{PP}	V _{PP}	High Z
Program l	Initial Byte ^[4]	V _{ILP}	V _{ILP}	V _{IHP}	V _{PP}	V _{PP}	Data In

Notes:

- 1. X = Don't care but not to exceed Vpp.
- During read operation, the output latches are loaded on a "0" to "1" transition of CP.
- 3. If the registered device is being operated in a synchronous mode, pin 19 must be LOW prior to the "0" to "1" transition on CP (18) that loads the register.




Figure 3. Programming Pinouts

- 4. During programming and verification, all unspecified pins to be at $V_{\mathrm{H,P}}$.
- 5. If the registered device is being operated in a synchronous mode, pin 19 must be HIGH prior to the "0" to "1" transition on CP (18) that loads the register.

The CY7C245A programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec.

Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in *Figure 4*.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the \overrightarrow{PGM} pulse (tpp) is 0.2 msec which will then be followed by a longer overprogram pulse of 4 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.2 msec pulses applied before verification occurs. Up to ten 0.2 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.

Bit Map Data

Programmer Address		RAM Data	
Decimal Hex		Contents	
0	0	DATA	
•	•	•	
•	•	•	
•	•	•	
2047	7FF	DATA	
2048	800	INIT BYTE	
2049	801	CONTROL BYTE	

Control Byte

- 00 Asynchronous output enable (default state)
- Ol Synchronous output enable






Figure 4. Programming Flowchart



Programming Sequence 2K x 8 Array

Power the device for normal read mode operation with pin 18, 19 and 20 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Figures 5 and 6. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be 200 μ s. Each location is ultimately programmed and verified until it verifies correctly up to and including 10 times. When the location verifies, one additional programming pulse should be applied of duration 4X the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. PROM Programming Waveforms

0121-11




Figure 6. Initial Byte Programming Waveforms



Programming the Initialization Byte

The CY7C245A registered PROM has a 2049th byte of data used to initialize the value of the register. This initial byte is value "0" when the part is received. If the user desires to have a value other than "0" for register initialization, this must be programmed into the 2049th byte. This byte is programmed in a similar manner to the 2048 normal bytes in the array except for two considerations. First, since all of the normal addresses of the part are used up, a super voltage will be used to create additional effective addresses. The actual address has Vpp on A₀ pin 8, and V_{ILP} on A₃, pin 5, per Table 3. The programming and verification of "INITIAL BYTE" is accomplished operationally by performing an initialize function.

Programming Synchronous Enable

The CY7C245A provides for both a synchronous and asynchronous enable function. The device is delivered in an asynchronous mode of operation and only requires that the user alter the device if synchronous operation is required. The determination of the option is accomplished thru the use of an EPROM cell which is programmed only if synchronous operation is required. As with the INITIAL byte, this function is addressed thru the use of a supervoltage. Per Table 3, Vpp is applied to pin 8 (A₀) with pin 5 (A₃) at V_{IHP}. This addresses the cell that programs synchronous enable. Programming the cell is accomplished with a 10 ms program pulse on pin 18 (PGM) but does not require any data as there is no choice as to how synchronous enable may be programmed, only if it is to be programmed.




Figure 7. Program Synchronous Enable

0121-13

Verification of Synchronous Enable

Verification of the synchronous enable function is accomplished operationally. Power the device for read operation with pin 20 at V_{IH} , cause clock pin 18 to transition from V_{IL} to V_{IH} . The output should be in a High Z state. Take pin 20, ENABLE, to V_{IL} . The outputs should remain in a high Z state. Transition the clock from V_{IL} to V_{IH} , the outputs should now contain the data that is present. Again set pin 19 to V_{IH} . The output should remain driven. Clocking pin 18 once more from V_{IL} to V_{IH} should place the outputs again in a High Z state.

Blank Check

A virgin device contains all zeros. To blank check this PROM, use the verify mode to read locations 0 thru 2047. A device is considered virgin if all locations are "0's" when addressed.



Ordering Information

Speed	l (ns)	I_{CC}	Ordering	Package	Operating
tSA	tco	mA	Code	Туре	Range
15	10	120	CY7C245A-15PC	P13	Commercial
			CY7C245A-15WC	W14	
18	12	120	CY7C245A-18PC	P13	Commercial
			CY7C245A-18WC	W14	
25	15	90	CY7C245A-25PC	P13	Commercial
			CY7C245A-25SC	S13	
	1		CY7C245A-25WC	W14	
			CY7C245A-25LC	L64	
		120	CY7C245A-25DMB	D14	Military
			CY7C245A-25QMB	Q64	
			CY7C245A-25WMB	W14	
			CY7C245A-25LMB	L64	

		d (ns) I _{CC} Ordering		Package	Operating
tsa	tco	mA	nA Code Type		Range
35	20	60	CY7C245AL-35PC	P13	Commercial
			CY7C245AL-35WC	W14	
		90	CY7C245A-35PC	P13	
			CY7C245A-35SC	S13	
			CY7C245A-35WC	W14	
			CY7C245A-35LC	L64	•
		120	CY7C245A-35WMB	W14	Military
			CY7C245A-35LMB	L64	
			CY7C245A-35DMB	D14	
			CY7C245A-35QMB	Q64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{SA}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tco	7,8,9,10,11

Document #: 38-00004-B



Features

- CMOS for optimum speed/power
- · Windowed for reprogrammability
- High speed
 - 45 ns (commercial)
 - 55 ns (military)
- Low power
 - 550 mW (commercial)
 - 660 mW (military)
- Super low standby power (7C251)
 - Less than 165 mW when deselected
 - Fast access: 50 ns
- EPROM technology 100% programmable
- Slim 300 mil or standard 600 mil packaging available
- $\bullet~5V~\pm10\%~V_{CC},$ commercial and military
- TTL compatible I/O

- Direct replacement for bipolar PROMs
- Capable of withstanding > 2001V static discharge


Product Characteristics

The CY7C251 and CY7C254 are high performance 16,384 word by 8 bit CMOS PROMs. When deselected, the 7C251 automatically powers down into a low power stand-by mode. It is packaged in the 300 mil wide package. The 7C254 is packaged in 600 mil wide packages and does not power down when deselected. The 7C251 and 7C254 reprogrammable CERDIP packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

16,384 x 8 PROM Power Switched and Reprogrammable

The CY7C251 and CY7C254 are plugin replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing all four chip selects in their active states. The contents of the memory location addressed by the address lines $(A_0 - A_{13})$ will become available on the output lines $(O_0 - O_7)$.



Selection Guide

		7C251-45 7C254-45	7C251-55 7C254-55	7C251-65 7C254-65
Maximum Access Time (ns)		45	55	65
Maximum Operating	Commercial	100	100	100
Current (mA)	Military		120	120
Standby Current (mA)	Commercial	30	30	30
(7C251 only)	Military		35	35



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C	2
Ambient Temperature with Power Applied55°C to +125°C	2
Supply Voltage to Ground Potential (Pin 28 to Pin 14)0.5V to +7.0V	V .
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V	V
DC Input Voltage3.0V to +7.0V	V
DC Program Voltage (Pin 22)	V

Static Discharge Voltage>2 (per MIL-STD-883, Method 3015)	.001V
Latchup Current>20	0 mA
UV Exposure	cm ²

Operating Range

Range	Ambient Temperature	V _{CC} 5V ± 10%	
Commercial	0°C to +70°C		
Military[5]	-55°C to + 125°C	5V ± 10%	

Electrical Characteristics Over the Operating Range^[6]

Parameters	Description	Test Condition	Test Conditions			7C251-55,65 7C254-55,65		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = \text{Min., I}_{\rm OH} = -4.0 \text{mA}$	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$			2.4		v
V _{OL}	Output LOW Voltage	$V_{\rm CC} = Min., I_{\rm OL} = 16.0 \mathrm{mA}$			0.5		0.5	v
V _{IH}	Input HIGH Level[1]			2.0		2.0		v
v_{IL}	Input LOW Level[1]				0.8		0.8	v
I _{IX}	Input Current	$GND \ge V_{IN} \le V_{CC}$		-10	+10	-10	+10	μΑ
$v_{\rm CD}$	Input Diode Clamp Voltage			No	Note 2		Note 2	
I _{OZ}	Output Leakage Current	$V_{OL} \le V_{OUT} \le V_{OH}$, Output	Disabled	-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[3]	$V_{CC} = Max., V_{OUT} = GND$		-20	-90	-20	-90	mÀ
I _{CC}	Power Supply	$V_{CC} = Max., V_{IN} = 2.0V$	Commercial		100		100	mA
Current	I _{OUT} = 0 mA	Military				120	mA	
Icn	Standby Supply	$V_{CC} = Max., \overline{CS} \ge V_{IH}$	Commercial		30		30	mA
I _{SB}	Current (7Ĉ251)	I _{OUT} = 0 mA	Military				35	mA

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	10	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Notes:


- 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- The CMOS process does not provide a clamp diode. However, the CY7C251 and CY7C254 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. T_A is the "instant on" case temperature.
- 6. See the last page of this specification for Group A subgroup testing information.



Switching Characteristics Over the Operating Range [6, 7]


Parameters	Description	7C251-45 7C254-45		7C251-55 7C254-55		7C251-65 7C254-65		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{AA}	Address to Output Valid		45		55		65	ns
tHZCS ₁	Chip Select Inactive to High Z ^[8, 9]		25		30		35	ns
t _{HZCS2}	Chip Select Inactive to High Z (7C251, $\overline{\text{CS}}_1$ Only)[8]		50		60		70	ns
t _{ACS1}	Chip Select Active to Output Valid ^[9]		25		30		35	ns
t _{ACS2}	Chip Select Active to Output Valid (7C251, \overline{CS}_1 Only)		50		60		70	ns
tpU	Chip Select Active to Power Up (7C251)	0		0		0		ns
t _{PD}	Chip Select Inactive to Power Down (7C251)		50		60		70	ns

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT



Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and loads shown in Figure 1a, 1b.

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C251 and 7C254 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV

- 8. t_{HZCS} is tested with load shown in Figure 1b. Transition is measured at steady state High level 500 mV or steady state Low level + 500 mV on the output from the 1.5V level on the input.
- 9. t_{HZCS_1} and t_{ACS_1} refers to 7C254 (all chip selects); and 7C251 (\overline{CS}_2 , \overline{CS}_3 and \overline{CS}_4 only).

intensity \times exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C251 or 7C254 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258W \times sec/cm² is the recommended maximum dosage.



Device Programming

The CY7C251 and CY7C254 all program identically. They utilize an intelligent programming algorithm to assure consistent programming quality. These 128K PROMS use a single ended memory cell design. In an unprogrammed state, the memory contains all "0"s. During programming, a "1" on a data-in pin causes the addressed location to be programmed, and a "0" causes the location to remain unprogrammed.

Programming Pinout

The Programming Pinout of all three devices are shown in Figure 3 below, and are identical. The programming mode is entered by raising the pin 22 to Vpp. The addressed location is programmed and verified with the application of a \overline{PGM} and \overline{VFY} pulse applied to pins 23 and 21 respectively. Entering and exting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.

Programming And Blankcheck

Blankcheck

Blankcheck is accomplished by performing a verify cycle (VFY toggles on each address), sequencing through all memory address locations, where all the data read will be "0"s.

Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing VPP on pin 22. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from V_{IHP} to V_{ILP} and back to V_{IHP} with a pulse width of 200 μ s. The data is removed from the data pins and the content of the location is then verified by taking the VFY signal from VIHP to VILP, comparing the output with the desired data and then returning VFY to VIHP. If the contents are correct, a second overprogram pulse of 4 times the original 200 μ s is delivered with the data to be programmed again on the data pins. If the data is not correct, a second 200 us pulse is applied to PGM with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed. After all locations are programmed, they should be verified at $V_{CCP} = 5.0V$.




Figure 3. Programming Pinout (DIP Package)



Operating Modes

Read

Read is the normal operating mode for a programmed device. In this mode, all signals are normal TTL levels. The PROM is addressed with a 14 bit field, 4 chip select bits, and the contents of the addressed location appear on the data out pins.

Program, Program Inhibit, Program Verify

These modes are entered by placing a high voltage VPP on pin 22. Pin 23 becomes an active LOW program (PGM) signal and pin 21 becomes an active LOW verify (VFY) signal. Pins 21 and 23 should never be active LOW at the same time. The PROGRAM mode exists when PGM is LOW, and VFY is HIGH. The VERIFY mode exists when the reverse is true, PGM HIGH and VFY LOW and the PROGRAM INHIBIT mode is entered with both PGM and VFY HIGH. PROGRAM INHIBIT is specifically provided to allow data to be placed on and removed from the data pins without conflict.

Blankcheck

Blankcheck mode is identical to PROGRAM VERIFY and is entered in the same manner as described above.

Programming Sequence

The flowchart in Figure 4 is a detailed description of the intelligent programming cycle used to program the devices covered in this specification. Of particular importance are the areas of power sequencing used to enter and exit the programming operation. This flowchart combined with the timing diagrams AC and DC parameters accurately describe this complete operation.

The timing diagram in Figure 5 contains all of the timing information necessary for describing the relations required for programming the devices covered in this specification. Some of the information pertains to each cycle of programming as specified in Figure 4, and some pertains only to entry and exit from the programming mode of operation.

Tp, TpD and Thp refer to the entry and exit from the programming mode of operation. Note that this is referenced to PGM and VFY operations.

 T_{DS} , T_{AS} , T_{AH} and T_{DH} refer to the required setup and hold times for the address and data for \overline{PGM} and \overline{VFY} operations. These parameters must be adhered to, in all operations, including V_{FY} . This precludes the option then of verifying the device by holding the V_{FY} signal LOW, and sequencing the addresses.

Table 1. Operating Modes


Mode	Read or Output Disable	CS ₄	CS ₃	$\overline{\text{CS}}_2$	$\overline{\mathbf{C}}\overline{\mathbf{S}}_{1}$	Outputs
Mode	Other	N/A	VFY	V _{PP}	PGM	(11-13, 15-19)
	Pin Number	(20)	(21)	(22)	(23)	
Read		v_{IL}	v_{IH}	v_{IL}	V _{IL}	Data Out
Output Di	isable ^[1]	X	X	X	V _{IH}	High Z
Output Di	isable ^[1]	X	X	v_{IH}	X	High Z
Output Di	isable ^[1]	X	v_{IL}	X	x	High Z
Output Di	isable[1]	v_{IH}	X	X	X	High Z
Program		X	V _{IHP}	V _{PP}	V _{ILP}	Data In
Program V	Verify	X	V _{ILP}	V _{PP}	v_{IHP}	Data Out
Program I	Inhibit	X	V _{IHP}	V _{PP}	V _{IHP}	High Z
Blank Che	eck	X	V _{ILP}	V _{PP}	V _{IHP}	Data Out


Note:


^{1.} X = Don't care but not to exceed $V_{CC} + 5\%$.





Typical AC and DC Characteristics























Figure 4. Programming Flowchart





0086-14

 $\label{eq:Figure 5.} \textbf{Figure 5. Programming Waveforms}$ Note: Power, VPP and VCC should not be cycled for each program verify cycle but remain static during programming.

Table 2. DC Programming Parameters $T_A = 25^{\circ}C$

Parameter	Description	Min.	Max.	Units
V_{PP}	Programming Voltage	12.0	13.0	v
V _{CCP}	Power Supply Voltage During Programming	4.75	5.25	v
I _{PP}	Vpp Supply Current		50	mA
V_{IHP}	Input High Voltage During Programming	3.0	V _{CCP}	v
V _{ILP}	Input Low Voltage During Programming	-3.0	0.4	v
V _{OH}	Output High Voltage	2.4		v
V _{OL}	Output Low Voltage		0.4	v

Table 3. AC Programming Parameters $T_A = 25^{\circ}C$

Parameter	Description	Min.	Max.	Units
t _{AS}	Address Setup Time to PGM/VFY	1.0		μs
t _{AH}	Address Hold Time from PGM/VFY	1.0		μs
t _{DS}	Data Setup Time to PGM	1.0		μs
t _{DH}	Data Hold Time PGM	1.0		μs
tpp	Program Pulse Width	0.2	10	ms
t _{R, F}	V _{PP} Rise and Fall Time	100		ns
t _{DV}	Delay to Verify	1.0		μs
tvD	Verify to Data Out		1.0	μs
t _{VH}	Data Hold Time from Verify		1.0	μs
tvp	Verify Pulse Width	2.0		μs
t_{DZ}	Verify to High Z		1.0	μs
t _{DP}	Delay to Function	1.0		μs
t _{HP}	Hold from Function	1.0		μs
tp	Power Up/Down	20.0		ms



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
45	CY7C251-45PC	P21	Commercial
	CY7C251-45WC	W22	İ
100	CY7C254-45WC	W16	
	CY7C254-45PC	P15	1
	CY7C254-45DC	D16	
55	CY7C251-55PC	P21]
* 1	CY7C251-55WC	W22	1
	CY7C254-55WC	W16	1. The second second
	CY7C254-55PC	P15	
	CY7C254-55DC	D16	
	CY7C251-55WMB	W22	Military
	CY7C251-55DMB	D22	
	CY7C254-55WMB	W16	j
	CY7C254-55DMB	D16	
65	CY7C251-65PC	P21	Commercial
	CY7C251-65WC	W22	
	CY7C254-65WC	W16	
	CY7C254-65PC	P15	
	CY7C254-65DC	D16	
	CY7C251-65WMB	W22	Military
	CY7C251-65DMB	D22	
	CY7C251-65LMB	L55	
	CY7C251-65QMB	Q55	1
	CY7C254-65WMB	W16	
	CY7C254-65LMB	L55	
	CY7C254-65QMB	Q55	.}
	CY7C254-65DMB	D16	



MILITARY SPECIFICATIONS **Group A Subgroup Testing**

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL}	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB} [2]	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{AA}	7,8,9,10,11
t _{ACS1} [1]	7,8,9,10,11
t _{ACS2} [2]	7,8,9,10,11

- 1. 7C254 and 7C251 ($\overline{\text{CS}}_2$, CS₃ and $\overline{\text{CS}}_4$ only). 2. 7C251 ($\overline{\text{CS}}_1$ only).

Document #: 38-00056-C



Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
 - 35 ns (commercial)
 - 45 ns (military)
- Low power
 - 550 mW (commercial)
 - 660 mW (military)
- Super low standby power (7C261)
 - Less than 185 mW when deselected
 - Fast access: 35 ns
- EPROM technology 100% programmable
- Slim 300 mil or standard 600 mil packaging available
- 5V ±10% V_{CC}, commercial and military
- TTL compatible I/O

- Direct replacement for bipolar PROMs
- Capable of withstanding > 2000V static discharge


Product Characteristics

The CY7C261, CY7C263 and CY7C264 are high performance 8192 word by 8 bit CMOS PROMs. When deselected, the 7C261 automatically powers down into a low power standby mode. It is packaged in the 300 mil wide package. The 7C263 and 7C264 are packaged in 300 mil and 600 mil wide packages respectively and do not power down when deselected. The reprogrammable CERDIP packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

8192 x 8 PROM Power Switched and Reprogrammable

The CY7C261, CY7C263 and CY7C264 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{CS} . The contents of the memory location addressed by the address lines (A_0-A_{12}) will become available on the output lines (O_0-O_7) .



Selection Guide

		7C261-35 7C263-35 7C264-35	7C261-40 7C263-40 7C264-40	7C261-45 7C263-45 7C264-45	7C261-55 7C263-55 7C264-55
Maximum Access Time (ns)		35	40	45	55
Maximum Operating	Commercial	100	100	100	100
Current (mA)	Military			120	120
Standby Current (mA) (7C261 only)	Commercial	30	30	30	30
	Military			30	30



Maximum Ratings

(A horro which	the useful life may		Dan was an	.: 4 - 1 :		
(AUUVE WILLI	the userul life may	de impaneu.	TOI USCI gu	naemies,	not testeu.	,

Storage Temperature65°C to +150°C	Static Discharge Vo
Ambient Temperature with	(per MIL-STD-883,
Power Applied55°C to +125°C	Latchup Current
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	UV Exposure
DC Voltage Applied to Outputs	Operating Rang
in High Z State0.5V to +7.0V	Donne

DC Input Voltage $\dots -3.0V$ to +7.0V

DC Program Voltage (Pin 19 DIP, Pin 23 LCC)13.0V

Electrical Characteristics Over the Operating Range^[6]

Static Discharge Voltage>2001 (per MIL-STD-883, Method 3015)	١V
Latchup Current>200 m	ıA
UV Exposure	n ²

ge

Range	Ambient Temperature	v_{cc}		
Commercial	0°C to +70°C	5V ± 10%		
Military ^[5]	-55°C to + 125°C	5V ± 10%		

Parameters	Description	Test Conditions			-35, 40 -35, 40 -35, 40	7C261-45,55 7C263-45,55 7C264-45,55		Units
			Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = -4.0 n	nA	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16.0 m.$	A.		0.4		0.4	v
V _{IH}	Input HIGH Level[1]		2.0		2.0		v	
v_{IL}	Input LOW Level ^[1]			0.8		0.8	v	
I_{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$	-10	+10	-10	+ 10	μΑ	
v_{CD}	Input Diode Clamp Voltage			Note 2		Note 2		
I _{OZ}	Output Leakage Current	$V_{OL} \le V_{OUT} \le V_{OH}$, Output Disabled		-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[3]	$V_{CC} = Max., V_{OUT} = GND$		-20	-90	-20	-90	mA
I _{CC}	Power Supply	$V_{CC} = Max., V_{IN} = 2.0V$	Commercial		100		100	mA
	Current	$I_{OUT} = 0 \text{ mA}$	Military				120	mA
I_{SB}	Standby Supply $V_{CC} = Max., \overline{CS} \ge V_{IH}$	$V_{CC} = Max., \overline{CS} \ge V_{IH}$	Commercial		30		30	mA
-2B	Current (7Ĉ261)	$I_{OUT} = 0 \text{ mA}$	Military				30	mA

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	-
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:


- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- The CMOS process does not provide a clamp diode. However, the CY7C261, CY7C263 & CY7C264 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.



Switching Characteristics Over the Operating Range [5, 6]


Parameters	Description		7C261-35 7C263-35 7C264-35		7C261-40 7C263-40 7C264-40		7C261-45 7C263-45 7C264-45		7C261-55 7C263-55 7C264-55	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
t _{AA}	Address to Output Valid		35		40		45		55	ns
t _{HZCS1}	Chip Select Inactive to High Z ^[8]		25		25		30		35	ns
t _{HZCS2}	Chip Select Inactive to High Z (7C261)[8]		30		35		45		55	ns
t _{ACS1}	Chip Select Active to Output Valid		25		25		30		35	ns
t _{ACS2}	Chip Select Active to Output Valid (7C261)		40		45		45		55	ns
tpU	Chip Select Active to Power Up (7C261)	0		0		0		0		ns
tPD	Chip Select Inactive to Power Down (7C261)		35		40		45		55	ns

AC Test Loads and Waveforms





THÉVENIN EQUIVALENT



Notes:

7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in Figure 1a, 1b.

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV

0052-7

intensity \times exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C261 or 7C263 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258W \times sec/cm² is the recommended maximum dosage.

tHZCS is tested with load shown in Figure 1b. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5V level on the input.



Device Programming

The CY7C261, CY7C263 & CY7C264 all program identically. They utilize an intelligent programming algorithm to assure consistent programming quality. These 64K PROMS use a single ended memory cell design. In an unprogrammed state, the memory contains all "0"s. During programming, a "1" on a data-in pin causes the addressed location to be programmed, and a "0" causes the location to remain unprogrammed.

Programming Pinout

The Programming Pinout of all three devices are shown in Figure 3 below, and are identical. The programming mode is entered by raising the pin 19 to Vpp. In this mode, pin 21 becomes a latch signal, allowing the upper 5 address bits to be latched and held in an onboard register, while the lower 8 address bits are presented on the same pins for selecting one of 256 memory bytes. The addressed location is programmed and verified with the application of a \overrightarrow{PGM} and \overrightarrow{VFY} pulse applied to pins 22 and 23 respectively. Entering and exiting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.

Programming And Blankcheck

Addressing During Programming and Blankcheck

Addressing to these devices in all modes of operation other than normal read operation is accomplished by multiplexing the upper 5 address bits with the lower 8. The address designations for the lower 8 addressing bits is AX0 through AX7 and the upper 5 address bits are designated AY8 through AY12. This allows sufficient pins for an intelligent programming algorithm to be implemented without the need to switch high voltage signals during the blankcheck, programming, and verification operation.

Addressing while in these modes is accomplished by placing the upper 5 bits of address on pins 8, 7, 6, 5, and 4 with the least significant bit on pin 8. These address bits are

loaded into an onboard register by clocking pin 21, the latch signal, from V_{ILP} to V_{IHP} and back to V_{ILP}. The lower 8 address bits are then placed on pins 8 through 1, with the least significant bit on pin 8. The upper 5 bits remain in the onboard latch until a new value is loaded or power is removed from the device. All 256 bytes addressed by the lower 8 bits may be accessed by sequencing the lower 8 addresses without changing the upper 5 bits or relatching the value in the onboard register.

Blankcheck

Blankcheck is accomplished by performing a verify cycle, sequencing through all memory address locations, where all the data read will be "0"s.

Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing Vpp on pin 19. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location as described above, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from V_{IHP} to V_{ILP} and back to V_{IHP} with a pulse width of 200 μs. The data is removed from the data pins and the content of the location is then verified by taking the VFY signal from VIHP to VIIP, comparing the output with the desired data and then returning VFY to VIHP. If the contents are correct, a second overprogram pulse of 4 times the original 200 µs is delivered with the data to be programmed again on the data pins. If the data is not correct, a second 200 µs pulse is applied to PGM with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the




Figure 3. Programming Pinout (DIP Package)



location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed. After all locations are programmed, they should be verified at $V_{\rm CCP} = 5.0 {\rm V}$.

Operating Modes

Read

Read is the normal operating mode for a programmed device. In this mode, all signals are normal TTL levels. The PROM is addressed with a 13 bit field, a chip select, (active LOW), is applied to the \overline{CS} pin, and the contents of the addressed location appear on the data out pins.

Program, Program Inhibit, Program Verify

These modes are entered by placing a high voltage Vpp on pin 19, with pins 18 and 20 set to V_{ILP}. In this state, pin 21 becomes a latch signal, allowing the upper 5 address bits to be latched into an onboard register, pin 22 becomes an active LOW program (PGM) signal and pin 23 becomes an active LOW verify (VFY) signal. Pins 22 and 23 should never be active LOW at the same time. The PROGRAM mode exists when PGM is LOW, and VFY is HIGH. The VERIFY mode exists when the reverse is true, PGM HIGH and VFY LOW and the PROGRAM INHIBIT mode is entered with both PGM and VFY HIGH. PROGRAM INHIBIT is specifically provided to allow data to be placed on and removed from the data pins without conflict.

Blankcheck

Blankcheck mode is identical to PROGRAM VERIFY and is entered in the same manner as described above.

Programming Sequence

The flowchart in Figure 4 is a detailed description of the intelligent programming cycle used to program the devices covered in this specification. Of particular importance are the areas of power sequencing used to enter and exit the programming operation. This flowchart combined with the timing diagrams AC and DC parameters accurately describe this complete operation. Note should be taken of the inner and outer addressing loops which allow 256 bytes to be programmed each time the onboard register containing the upper 5 address bits is loaded.

The timing diagram in Figure 5 contains all of the timing information necessary for describing the relations required for programming the devices covered in this specification. Some of the information pertains to each cycle of programming as specified in the inner loops of Figure 5, some for the outer loop where the upper address is advanced, and some pertains only to entry and exit from the programming mode of operation.

In particular, the timing sequence associated with the Latch signal on pin 21 and addresses AY8 through AY12 pertain only to the outer loop where the upper 5 (N in the flow chart) address bits are incremented.

T_P, T_{PD} and T_{HP} refer to the entry and exit from the programming mode of operation. Note that this is referenced to LATCH, PGM and VFY operations.


 $T_{DS},\,T_{AS},\,T_{AH}$ and T_{DH} refer to the required setup and hold times for the address and data for \overrightarrow{PGM} and \overrightarrow{VFY} operations. These parameters must be adhered to, in all operations, including $V_{FY}.$ This precludes the option then of verifying the device by holding the V_{FY} signal LOW, and sequencing the addresses.


Table 1. Operating Modes


Mode	Pins 1 thru 3 A7-A5, AX7-AX5	Pins 4 thru 8 A4-A0, AX4-AX0 AY12-AY8	Pins 9 thru 11 D0 thru D2			Pin 19	Pin 20	Pin 21	Pin 22	Pin 23
Read	A7 thru A5	A4 thru A0	DO0 thru DO2	2 DO3 thru DO7		A11	CS	A10	A 9	A8
Program	AX7 thru AX5	AX4 thru AX0 AY12-AY8	DI ₀ thru DI ₂ Input	DI ₃ thru DI ₇ Input	V _{ILP}	V _{PP}	V _{ILP}	LAT	VILP	VIHP
Program Inhibit	AX7 thru AX5	AX4 thru AX0 AY12-AY8	High Z	High Z	V _{ILP}	V _{PP}	V _{ILP}	LAT	V _{IHP}	VIHP
Program Verify	AX7 thru AX5	AX4 thru AX0 AY12-AY8	DO0 thru DO2 Output	DO3 thru DO7 Output	V _{ILP}	V _{PP}	V _{ILP}	LAT	V _{IHP}	v_{ILP}
Blank Check	AX7 thru AX5	AX4 thru AX0 AY12-AY8	DI ₀ thru DI ₂ Output	DI ₃ thru DI ₇ Output	V _{ILP}	V _{PP}	V _{ILP}	LAT	V _{IHP}	V _{ILP}





Typical AC and DC Characteristics






















Figure 4. Programming Flowchart






Figure 5. Programming Waveforms

Note: Power, V_{PP} and V_{CC} should not be cycled for each program verify cycle but remain static during programming.



Table 2. DC Programming Parameters $T_A = 25^{\circ}C$

Parameter	Description	Min.	Max.	Units
V_{PP}	Programming Voltage	12.0	13.0	v
V _{CCP}	Power Supply Voltage During Programming 4.75 5.25		v	
Ірр	Vpp Supply Current		50	mA
V _{IHP}	Input High Voltage During Programming 4.75		5.25	v
V _{ILP}	Input Low Voltage During Programming	-3.0	0.4	v
V _{OH}	Output High Voltage	2.4		v
V _{OL}	Output Low Voltage		0.4	v

Table 3. AC Programming Parameters $T_A = 25^{\circ}C$

Parameter	Description	Min.	Max.	Units
TAS	Address Setup Time to PGM/VFY	1.0		μs
T _{AH}	Address Hold Time from PGM/VFY	1.0		μs
T _{DS}	Data Setup Time to PGM	1.0		μs
T _{DH}	Data Hold Time PGM	1.0		μs
Трр	Program Pulse Width	0.2	10	ms
T _{R, F}	Vpp Rise and Fall Time	100		ns
T _{ALS}	Address Setup Time to Latch	1.0		μs
T _{ALH}	Address Hold Time from Latch	1.0		μs
T_{LP}	Latch Pulse Width	1.0		μs
T_{DV}	Delay to Verify	1.0		μs
T_{VD}	Verify to Data Out		1.0	μs
T _{VH}	Data Hold Time from Verify		1.0	μs
T_{VP}	Verify Pulse Width	2.0		μs
T_{DZ}	Verify to High Z		1.0	μs
T _{DP}	Delay to Function	1.0		μs
T _{HP}	Hold From Function	1.0		μs
T _P	Power Up/Down	20.0		ms



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C261-35PC	P13	Commercial
	CY7C261-35WC	W14	
	CY7C263-35PC	P13	
	CY7C263-35WC	W14	
	CY7C264-35PC	P13	
	CY7C264-35WC	W14	
	CY7C264-35DC	D12	
40	CY7C261-40PC	P13	Commercial
	CY7C261-40WC	W14	
	CY7C263-40PC	P13	i
	CY7C263-40WC	W14	
	CY7C264-40PC	P11	
	CY7C264-40DC	D12	
	CY7C264-40WC	W12	
45	CY7C261-45PC	P13	
	CY7C261-45WC	W14	
	CY7C263-45PC	P13	
	CY7C263-45WC	W14	
	CY7C264-45PC	P11	
	CY7C264-45DC	D12	ļ
	CY7C264-45WC	W12	
	CY7C261-45WMB	W14	Military
	CY7C261-45DMB	D14	
	CY7C261-45LMB	L64	
	CY7C261-45QMB	Q64	(
	CY7C263-45WMB	W14	
	CY7C263-45DMB	D14	
	CY7C263-45LMB	L64	
	CY7C263-45QMB	Q64	ĺ
	CY7C264-45DMB	D12	
	CY7C264-45WMB	W12	i

Speed (ns)	Ordering Code	Package Type	Operating Range
55	CY7C261-55PC	P13	Commercial
	CY7C261-55WC	W14	
	CY7C263-55PC	P13	
	CY7C263-55WC	W14	
	CY7C264-55PC	P11	
	CY7C264-55DC	D12	
	CY7C264-55WC	W 12	
	CY7C261-55WMB	W14	Military
	CY7C261-55DMB	D14	
	CY7C261-55LMB	L64	
	CY7C261-55QMB	Q64	
	CY7C263-55WMB	W14	
	CY7C263-55DMB	D14	
	CY7C263-55LMB	L64	
	CY7C263-55QMB	Q64	
	CY7C264-55DMB	D12	
	CY7C264-55WMB	W12	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
V _{IL}	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I_{CC}	1,2,3
I _{SB} [2]	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{AA}	7,8,9,10,11
tHZCS1[1]	7,8,9,10,11
t _{HZCS2} [2]	7,8,9,10,11
t _{ACS1} [1]	7,8,9,10,11
t _{ACS2} [2]	7,8,9,10,11

Notes:

1. 7C263 and 7C264 only.

2. 7C261 only.

Document #: 38-00005-D



64K Registered PROM

Features

- CMOS for optimum speed/ power
- High speed
 - 40 ns max set-up
 - 20 ns clock to output
- Low power
 - 550 mW (commercial)
 - 660 mW (military)
- On-chip edge-triggered registers
 Ideal for pipelined
 microprogrammed systems
- EPROM technology
 - 100% programmable
 - Reprogrammable (7C265W)
- 5V ±10% V_{CC}, commercial and military
- Capable of withstanding greater than 2001V static discharge

 Slim, 300 mil 28 pin plastic or hermetic DIP

Functional Description

The CY7C265 is a 64K Registered PROM. It is organized 8192 words by 8 bits wide, and has a Pipeline Output Register. In addition, the device features a Programmable Initialize Byte which may be loaded into the Pipeline Register with the Initialize signal. The Programmable Initialize Byte is the 8193rd byte in the PROM and its value is programmed at time of use.


Packaged in 28 pins, the PROM has 13 Address Signals (A₀ through A₁₂), 8 Data Out Signals (0₀ through 0₇), $\overline{E}/\overline{I}$, (Enable or Initialize) and CLOCK.

CLOCK functions as a pipeline clock, loading the contents of the addressed

memory location into the Pipeline Register on each rising edge. The data will appear on the Outputs if they are enabled. One pin on the CY7C265 is programmed to perform either the Enable or the Initialize function.

If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

If the synchronous enable (E_S) is being used, the outputs will go to the OFF or high impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will





Selection Guide

		7C265-40	7C265-50	7C265-60
Maximum Set-Up Time (ns)	40	50	60
Maximum Clock to Output	(ns)	20	25	25
Maximum Operating	Commercial	100	80	80
Current (mA)	Military		120	100

Functional Description (Continued)

return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low to high transition of the clock. This unique feature allows the CY7C265 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

If the E/I pin is used for INIT (asynchronous) then the outputs are permanently enabled. The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated the initialize control input causes the contents of a user programmed 8193rd 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of "1"s and "0"s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the pipeline register and onto the outputs. The INIT LOW disables clock and must return HIGH to enable CLOCK independent of all other inputs, including the clock.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

guidennes, not testeu.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
DC Program Voltage13.0V
Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015)
Latchup Current>200 mA
UV Exposure7258 Wsec/cm ²

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to 70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

Parameters	Description	Test Con	ditions	Commercial		Military		Units
1 arameters	Description	Test Conditions		Min.	Max.	Min.	Max.	Circs
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OI}$	$V_{CC} = Min., I_{OH} = -2 mA$			2.4	l se	v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 12 \text{ mA}$ $(I_{OL} = 8 \text{ mA for Military})$			0.4		0.4	v
V _{IH}	Input HIGH Voltage			2.0		2.0		v
v_{iL}	Input LOW Voltage				0.8		0.8	v
I _{IX}	Input Load Current	$GND \le V_{IN} \le V_{CC}$			10		10	μΑ
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} Output Disabled			40		40	μΑ
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			90		90	mA
	V _{CC} Operating Supply	V _{CC} = Max.	7C265-40		100			
Icc	Current	$I_{OUT} = 0 \text{ mA}$	7C265-50		80		120	mA
			7C265-60		80		100	



Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	8	pr


Switching Characteristics Over the Operating Range^[2]


Parameters	Description	7C2	65-40	7C265-50		7C265-60		Units
1 ai aineteis	Description.	Min.	Max.	Min.	Max.	Min.	Max.	Cints
t _{AS}	Address Set-Up to Clock	40		50		60		ns
tHA	Address Hold from Clock	0		0		0		ns
tco	Clock to Output Valid		20		25		25	ns
tpw	Clock Pulse Width	15		20		20		ns
tses	ES Set-Up to Clock (Sync Enable Only)	15		15		15		ns
tHES	ES Hold from Clock	5		5		5		ns
t _{DI}	Init to Out Valid		25		35		35	ns
t _{RI}	Init Recovery to Clock	20		25		25		ns
tpWI	Init Pulse Width	25		35		35		ns
tcos	Output Valid from Clock (Sync. Mode)		20		25		25	ns
tHZC	Output Inactive from Clock (Sync. Mode)		20		25		25	ns
tDOE	Output Valid from E Low (Async. Mode)		20		25		25	ns
tHZE	Output Inactive from E High (Async. Mode)		20		25		25	ns

Notes:

- 1. T_A is the "instant on" case temperature.
- 2. See the last page of this specification for Group A subgroup testing information.
- 3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms






0126-6

0126-7



Switching Waveforms



Notes on Testing:

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

- Ensure that adequate decoupling capacitance is employed across the device V_CC and ground terminals. Multiple capacitors are recommended, including a 0.1 μ For larger capacitor and a 0.01 μ For smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.

Device Programming

The CY7C265 utilizes an intelligent programming algorithm to assure consistent programming quality. These 64K PROMs use a single ended memory cell design. In an unprogrammed state, the memory contains all "0"s. During programming, a "1" on a data-in pin causes the addressed location to be programmed, and a "0" causes the location to remain unprogrammed.

Programming Pinout

The Programming Pinout is shown in Figure 3. The programming mode is entered by putting 12.5V on the Vpp pin. The addressed location is programmed and verified with the application of a PGM and VFY pulse. Entering and exiting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.

Programming and Blankcheck (Memory Bits)

Blankcheck

Blankcheck is accomplished by performing a verify cycle (VFY toggles on each address), sequencing through all memory address locations, where all the data read will be "0"s. (Refer to mode table for pin states)

- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.

Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing 12.5V on Vpp. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location as described above, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from V_{IHP} to V_{ILP} and back to V_{IHP} with a pulse width of 200 µs. The data is removed from the data pins and the content of the location is then verified by taking the VFY signal from VIHP to VILP, comparing the output with the desired data and then returning VFY to VIHP. If the contents are correct, a second overprogram pulse of 4 times the original 200 µs is delivered with the data to be programmed again on the data pins. If the data is not correct, a second 200 µs pulse is applied to PGM with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the



Programming and Blankcheck (Memory Bits) (Continued)




Figure 3. 7C265 Programming Pinout

location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed.

After all locations are programmed, they should be verified at $V_{CCP} = 5.0V$.

Programming Algorithm for the Architecture

The CY7C265 offers a limited selection of programmed architecture. Programming these features should be done

with a single 10 ms wide pulse in place of the intelligent algorithm mainly because these features are verified operationally, not with the VFY pin. Architecture programming is implemented by applying the supervoltage to two additional pins during programming. In programming the 7C265 architecture Vpp is applied to pins 3, 9 and 22. Specific choice of a particular mode will depend on the states of the other pins during programming so it is important that the condition of the other pins be met as set forth in the mode table. The same considerations with respect to power up and power down apply during architecture programming as during intelligent programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms.

To check whether a 7C265 has been programmed as output enable or initialize enable, pin 22 (E/I) should be pulled LOW followed by a LOW to HIGH transition on pin 8 (CLOCK). The data read at the outputs is stored and complement data is shifted into the shadow register. A shift from shadow to pipeline is performed and the CLOCK is again pulled from LOW to HIGH. At this point, if the new data read is data-complement, the device has been programmed as Output enable while if the new data read-true then the device is programmed as Initialize enable. The configuration of the Initialize byte can be read directly by pulling E/I from HIGH to LOW.

Mode Table

Mode Select	P2 A6	P3 A5	P26 A9	P6 A2	P7 PGM	P8 CLK	P9 A1	P10 A0	P20 VFY	P24 A11	P22 Ē/Ī V _{PP}	P23 A12
Normal Read	A6	A5	A 9	A2	L	L/H	A1	A 0	HI Z	A 11	H/L	A12
Program (Memory)	A6	A5	A9	A2	L	L	A 1	A 0	н	A 11	V _{PP}	A12
Program Verify	A6	A5	A 9	A2	н	L	A 1	A 0	L	A 11	V _{PP}	A12
Program Inhibit	A6	A5	A 9	A2	н	L	A 1	A 0	Н	A 11	V _{PP}	A12
Async. Enable Read	A6	A5	A 9	A2	L	L	A 1	A 0	HI Z	A 11	L	A12
Sync. Enable Read	A6	A 5	A 9	A2	L	L/H	A1	A 0	HI Z	A 11	L	A12
Async. Init. Read	A6	A.5	A 9	A2	L	L	A1	A 0	HIZ	A 11	L	A12
Program Sync. Enable[1]	Н	Vpp	A 9	Н	L	L	V _{PP}	L	н	Н	V _{PP}	Н
Program Initialize ^[2]	Н	V _{PP}	A 9	L	L	L	V _{PP}	L	н	н	V _{PP}	L
Program Initial Byte	Н	V _{PP}	A9	L	L	L	V _{PP}	Н	н	L	V _{PP}	A12

0126-8

Notes:

- 1. Default is Async. Enable.
- 2. Default is Enable.



DC Programming Parameters $T_A = 25^{\circ}C$

Parameter	Description	Min.	Max.	Units
V _{PP}	Programming Voltage	12.0	13.0	v
V _{CCP}	Power Supply Voltage During Programming	4.75	5.25	v
Ipp	Vpp Supply Current		50	mA
V _{IHP}	Input High Voltage During Programming	3.0		v
V _{ILP}	Input Low Voltage During Programming	-3.0	0.4	v
V _{OH}	Output High Voltage	2.4		v
V _{OL}	Output Low Voltage		0.4	v

AC Programming Parameters $T_A = 25^{\circ}C$

Parameter	Description	Min.	Max.	Units
tpp	Program Pulse Width (Per Byte)		10.0	ms
tAS	Address Set-Up Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _{DS}	Data Set-Up Time	1.0		μs
t _{R,F}	V _{PP} Rise and Fall Time	1.0		μs
t _{DV}	Delay to Verify	1.0		μs
tγD	Verify to Data Out		1.0	μs
t _{VH}	Data Hold Time from Verify		1.0	μs
tγp	Verify Pulse Width	2.0		μs
t_{DZ}	Verify to High Z		1.0	μs

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the CY7C265 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV

intensity × exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The CY7C265 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Bit Map Data

Programme	r Address	RAM Data
Decimal	Hex	Contents
0	0	DATA
, •	. •	•
•	•	•
•	•	
8191	1FFF	DATA
8192	2000	INIT BYTE
8193	2001	CONTROL BYTE

Control Byte

- 00 Asynchronous output enable (default condition)
- 01 Synchronous output enable
- 02 Asynchronous initialize






Figure 4. Programming Flowchart

0126-10







Figure 5. Programming Waveforms (Memory)

Note:

Power, VPP and VCC should not be cycled for each program verify cycle but remain static during programming.





*Data required on I/O's only during initial programming.


Figure 6. Programming Waveforms for the Architecture





Typical DC and AC Characteristics














Ordering Information

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
40	100	CY7C265-40PC	P21	Commercial
		CY7C265-40DC	D22	
		CY7C265-40WC	W22	
50	80	CY7C265-50PC	P21	
		CY7C265-50DC	D22	
		CY7C265-50WC	W22	
	120	CY7C265-50DMB	D22	Military
		CY7C265-50WMB	W22	
		CY7C265-50LMB	L64	
	_	CY7C265-50QMB	Q64	

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
60	80	CY7C265-60PC	P21	Commercial
		CY7C265-60DC	D22	
		CY7C265-60WC	W22	
	100	CY7C265-60DMB	D22	Military
		CY7C265-60WMB	W22	
		CY7C265-60LMB	L64	
		CY7C265-60QMB	Q64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
v_{iL}	1,2,3
I _{IX}	1,2,3
Ioz	1,2,3
I _{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{AS}	7,8,9,10,11
t _{HA}	7,8,9,10,11
tco	7,8,9,10,11
tpW	7,8,9,10,11
tses	7,8,9,10,11
tHES	7,8,9,10,11
tcos	7,8,9,10,11

Document #: 38-00084-A



Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
 - 55 ns (commercial)
 - 55 ns (military)
- Low power
 - 440 mW (commercial)
 - 495 mW (military)
- Super low standby power

 Less than 85 mW when deselected
- EPROM technology 100% programmable
- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O

- Direct replacement for EPROMs
- Capable of withstanding > 2000V static discharge


Product Characteristics

The CY7C266 is a high performance 8192 word by 8 bit CMOS PROM. When deselected, the 7C266 automatically powers down into a low power stand-by mode. It is packaged in the 600 mil wide package. The reprogrammable CERDIP packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

8192 x 8 PROM Power Switched and Reprogrammable

The CY7C266 is a plug-in replacement for EPROM devices. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{OE} and \overline{CE} . The contents of the memory location addressed by the address lines (A_0-A_{12}) will become available on the output lines (O_0-O_7) .



Selection Guide

Maximum Access Time (ns)		7C266-55
		55
Maximum Operating	Commercial	80
Current (mA)	Military	90
Standby Current (mA)	Commercial	15
	Military	15



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C Static Disch

Ambient Temperature with

Supply Voltage to Ground Potential

DC Voltage Applied to Outputs

DC Program Voltage14.0V

Static Discharge Voltage	>2001V
Latchup Current	>200 mA
IIV Exposure	7258 Wsec/cm2

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[5]	-55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range [6]

Parameters	Description	Test Conditions		7C20	56-55	Units
1 ai ainetei s	Description	Test conditions		Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = \text{Min., } I_{\rm OH} = -4.0 \text{mA}$		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16.0 \text{ mA}$			0.4	V
V _{IH}	Input HIGH Level[1]	2		2.0		V
V _{IL}	Input LOW Level[1]				0.8	V
I _{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$		-10	+ 10	μΑ
v_{CD}	Input Diode Clamp Voltage		Note 2			
Ioz	Output Leakage Current	V _{OL} ≤ V _{OUT} ≤ V _{OH} , Output Disabled		-10	+ 10	μΑ
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND		-20	-90	mA
Ico	Power Supply	CMOS Inputs: GND ±0.3V or	Commercial		20	mA
I _{CC} ₁	Current[8]	V _{CC} ±0.3V	Military		30	mA
Ico	Power Supply	TTL Inputs	Commercial		25	mA
I_{CC_2}	Current[8]	$V_{\rm IL} \leq 0.8 V, V_{\rm IH} \geq 2.0 V$	Military		35	mA
Ion	Standby Supply	$\overline{CE} = V_{CC} \pm 0.3V$	Commercial		15	mA
I_{SB_1}	Current ^[7]	CMOS Inputs (GND or V _{CC}) ±0.3V	Military		15	mA
Ion	Standby Supply	TTL Inputs	Commercial		15	mA
I_{SB_2}	Current ^[7]	$V_{\rm IL} \leq 0.8 \text{V}, V_{\rm IH} \geq 2.0 \text{V}$	Military		15	mA

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:


- 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- The CMOS process does not provide a clamp diode. However, the CY7C266 is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 7. AC power component add 1 mA/MHz, $V_{CC} = max$, $I_{OUT} = 0$.
- 8. AC power component add 3 mA/MHz, $V_{CC} = max$, $I_{OUT} = 0$.




Switching Characteristics Over the Operating Range [5, 6, 9]

Parameters	Description	7C2	Units	
1 arameters	Description	Min.	Max.	Onts
t _{AA}	Address to Output Valid		55	ns
tHZCE	Chip Enable Inactive to High Z ^[10]		55	ns
tHZOE	Output Enable Inactive to High Z ^[10]		20	ns
tAOE	Output Enable Active to Output Valid		20	ns
tACE	Chip Enable Active to Output Valid		55	ns
toha	Data Hold from Address Change	3		ns


AC Test Loads and Waveforms






Equivalent to:

THÉVENIN EOUIVALENT





0137-7

Notes:

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the EPROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV

10. t_{HZCS} is tested with load shown in Figure 1b. Transition is measured at steady state High level - 500 mV or steady state Low level + 500 mV on the output from the 1.5V level on the input.

intensity × exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C266 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the EPROM is exposed to high intensity UV light for an extended period of time.

 $7258W \times sec/cm^2$ is the recommended maximum dosage.

Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in Figure 1a, 1b.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
55	CY7C266-55PC	P15	Commercial
	CY7C266-55WC	W16	
	CY7C266-55DC	D16	
	CY7C266-55WMB	W16	Military
	CY7C266-55DMB	D16	
	CY7C266-55LMB	L55	
	CY7C266-55QMB	Q55	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V_{IL}	1,2,3
I_{IX}	1,2,3
Ioz	1,2,3
I _{CC}	1,2,3
I_{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
tAA	7,8,9,10,11
tHZOE	7,8,9,10,11
tHZCE	7,8,9,10,11
tAOE	7,8,9,10,11
tACE	7,8,9,10,11

Document #: 38-00086-C



64K Registered Diagnostic PROM

Features

- CMOS for optimum speed/ power
- High speed
 - 40 ns max set-up
 - 20 ns clock to output
- Low power
 - 550 mW (commercial)
 - 660 mW (military)
- On-chip edge-triggered registers
 Ideal for pipelined
 - Ideal for pipelined microprogrammed systems
- On-chip diagnostic shift register
 For serial observability and controllability of the output register
- EPROM technology
 - 100% programmable
 - Reprogrammable (7C269W)
- 5V \pm 10% V_{CC}, commercial and military
- Capable of withstanding greater than 2001V static discharge
- Slim, 300 mil 28 pin plastic or hermetic DIP (7C269)

Functional Description


The CY7C268 and CY7C269 are 64K Registered Diagnostic PROMs. They are both organized 8192 words by 8 bits wide, and have both a Pipeline Output Register and an Onboard Diagnostic Shift Register. In addition, both devices feature a Programmable Initialize Byte which may be loaded into the Pipeline Register with the Initialize signal. The Programmable Initialize Byte is the 8193rd byte in the PROM and its value is programmed at time of use.

The 7C268 has 32 pins and features full diagnostic capabilities while the 7C269 provides limited diagnostics and is available in a space efficient 28 pin package. This allows the designer to optimize his design for either board area efficiency with the 7C269, or combine the 7C268 with other diagnostic products with the standard interface.

CY7C268: The 7C268 provides 13 address signals (A₀ through A₁₂), 8 data out signals (O₀ through O₇), ENA (enable), PCLK (pipeline clock) and INIT (initialize) for control. The full stan-

dard featured diagnostics of the 7C268 utilizes the SI and SO (shift in and shift out), MODE and DCLK signals. These signals allow serial data to be shifted into and out of the Diagnostic Shift Register at the same time the Pipeline Register is used for normal operation. The MODE signal is used to control the transfer of the information in the Diagnostic Register to the Pipeline Register or the data on the Output Bus into the Diagnostic Register. The data on the Output Bus may be provided from the Pipeline Register or an external source.

When the MODE signal is LOW, the PROM operates in a normal pipeline mode. The contents of the addressed memory location is loaded into the Pipeline Register on the rising edge of PCLK. The outputs are enabled with the ENA signal either synchronously or asynchronously, depending on how the device is configured when programmed. If programmed for asynchronous enable, ENA LOW enables





Selection Guide

		7C268/9-40	7C268/9-50	7C268/9-60
Maximum Set-up Time (ns)	40	50	60
Maximum Clock to Output	Maximum Clock to Output (ns)		25	25
Maximum Operating	Commercial	100	80	80
Current (mA)	Military		120	100

Functional Description (Continued)

the outputs. If configured for synchronous enable, ENA LOW during the rising edge of PCLK will enable the outputs synchronously with PCLK. ENA HIGH during the rising edge of PCLK will synchronously disable the outputs. The asynchronous Initialize signal INIT transfers the Initialize Byte into the Pipeline Register on a HIGH to LOW transition. INIT LOW disables PCLK and needs to transition back to a HIGH in order to enable PCLK. DCLK shifts data into SI and out of SO on each rising edge.

When MODE is HIGH, the rising edge of the PCLK signal loads the Pipeline Register with the contents of the Diagnostic Register. Similarly, DCLK, in this mode, loads the Diagnostic Register with the information on the Data Output Pins. The information loaded will be either the contents of the Pipeline Register if the outputs are enabled, or data on the bus, if the outputs are disabled (in a high impedance state).

CY7C269: This product is optimized for applications that require diagnostics in a minimum amount of board area. Packaged in 28 pins, the PROM has 13 Address Signals (A₀ through A₁₂), 8 Data Out Signals (0₀ through 0₇), $\overline{E}/\overline{I}$, (Enable or Initialize) and CLOCK (pipeline and diagnostic clock). Additional diagnostic signals consist of MODE, SI (shift in) and SO (shift out). Normal pipelined operation and Diagnostic operation are mutually exclusive.

When the MODE signal is LOW, the 7C269 operates in a normal pipelined mode. CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the Pipeline Register on each rising edge. The data will appear on the Outputs if they are enabled. One pin on the 7C269 is programmed to perform either the

Enable or the Initialize function. If the $\overline{E}/\overline{I}$ pin is used for a \overline{INIT} (Asynchronous Initialize) function, the outputs are permanently enabled and the Initialize Word is loaded into the Pipeline Register on a High to LOW transition of the INIT signal. The \overline{INIT} LOW disables CLOCK and must return high to re-enable CLOCK. If the $\overline{E}/\overline{I}$ pin is used for an enable signal, it may be programmed for either synchronous or asynchronous operation. This enable function then operates exactly the same as the 7C268.

When the MODE signal is HIGH, the 7C269 operates in the diagnostic mode. The $\overline{E}/\overline{I}$ signal becomes a secondary mode signal designating whether to shift the Diagnostic Shift Register or to load either the Diagnostic Register or the Pipeline Register. If $\overline{E}/\overline{I}$ is HIGH, CLOCK performs the function of DCLK, shifting SI into the least significant location of the Diagnostic Register and all bits one location toward the most significant location on each rising edge. The contents of the most significant location in the Diagnostic Register are available on the SO pin.

If the E/\bar{I} signal is LOW, SI becomes a direction signal; transferring the contents of the Diagnostic Register into the Pipeline Register when SI is LOW. When SI is HIGH, the contents of the Output pins are transferred into the Diagnostic Register. Both transfers occur on a LOW to HIGH transition of the CLOCK. If the Outputs are enabled, the contents of the Pipeline Register are transferred into the Diagnostic Register. If the Outputs are disabled, an external source of data may be loaded into the Diagnostic Register. In this condition, the SO signal is internally driven to be the same as the SI signal thus propagating the "direction of transfer information" to the next device in the string.



Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage

DC Program Voltage13.0V

Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latchup Current	>200 mA
UV Exposure	7258 Wsec/c

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to 70°C	5V ± 10%		
Military[1]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over the Operating Range [2]

Parameters	Description Test Conditions		ditions	Commercial		Military		Units
1 at atticted 5	Description	Test conditions		Min.	Max.	Min.	Max.	O mts
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _O	I = -2 mA	2.4		2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OI}$ $(I_{OL} = 8 \text{ mA for})$		0.4		0.4	v	
V _{IH}	Input HIGH Voltage			2.0		2.0		V
v_{IL}	Input LOW Voltage			0.8		0.8	v	
I _{IX}	Input Load Current	$GND \le V_{IN} \le V_{CC}$			10		10	μΑ
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} Output Disabled			40		40	μΑ
Ios	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = GND			90		90	mA
	V _{CC} Operating Supply	V _{CC} = Max.	7C268/9-40		100			
I_{CC}	Current	$I_{OUT} = 0 \text{ mA}$	7C268/9-50		80		120	mA
			7C268/9-60		80		100	

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	рF
C _{OUT}	Output Capacitance	$V_{\rm CC} = 5.0V$	8	pi

Switching Characteristics Over the Operating Range^[2]

Parameters	Description	7C268-40 7C269-40		7C268-50 7C269-50		7C268-60 7C269-60		Units
		Min.	Max.	Min.	Max.	Min.	Max.	}
tas	Address Set-Up to Clock	40		50		60		ns
t _{HA}	Address Hold from Clock	0		0		0	}	ns
tco	Clock to Output Valid		20		25		25	ns
tpw	Clock Pulse Width	15		20		20		ns
tses	Es Set-Up to Clock (Sync Enable Only)	15		15		15		ns
tHES	E _S Hold from Clock	5		5		5		ns
t _{DI}	INIT to Out Valid		25		35		35	ns
t _{RI}	INIT Recovery to Clock	20		25		25		ns



Switching Characteristics Over the Operating Range[3] (Continued)

Parameters	Description	,	68-40 69-40		68-50 69-50		7C268-60 7C269-60	
		Min.	Max.	Min.	Max.	Min.	Max.	
tpWI	Init Pulse Width	25		35		35		ns
tcos	Output Valid from Clock (Sync. Mode)		20		25		25	ns
tHZC	Output Inactive from Clock (Sync. Mode)		20		25		25	ns
tDOE	Output Valid from E Low (Async. Mode)		20		25		25	ns
tHZE	Output Inactive from E High (Async. Mode)		20		25		25	ns


Diagnostic Mode Switching Characteristics Over the Operating Range^[2]

Parameters	Description	Commercial		Mil	itary	Units
1 manieters	Description	Min.	Max.	Min.	Max.	Cinto
tssdi	Set-Up SDI to Clock	30		35		ns
tHSDI	SDI Hold from Clock	0		0		ns
tDSDO	SDO Delay from Clock		30		40	ns
t _{DCL}	Minimum Clock Low	25		25		ns
tDCH	Minimum Clock High	25		25		ns
t _{SM}	Set-Up to Mode Change	25		30		ns
t _{HM}	Hold from Mode Change (7C269)	0		0		ns
t _{MS}	Mode to SDO		25		30	ns
t _{SS}	SDI to SDO		40		45	ns
tso	Data Set-Up to DCLK	25		30		ns
t _{HO}	Data Hold from DCLK	10		15		ns

Notes:

- 1. T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms




0112-9



Switching Waveforms 7C268, 7C269

Pipeline Operation (Mode = 0)




Notes on Testing:

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

- 1. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1 μ F or larger capacitor and a 0.01 μ F or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- 2. Do not leave any inputs disconnected (floating) during any tests.
- 3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.
- 4. Output levels are measured at 1.5V reference levels.
- Transition is measured at steady state HIGH level 500 mV or steady state LOW level + 500 mV on the output from the 1.5V level on inputs with load shown in Figure 1b.

7C268 Diagnostic Waveforms




0112-10




Switching Waveforms (Continued)

7C269 Diagnostic Application (Shifting the Shadow Register)



0112-11

7C269 Diagnostic Application (Parallel Data Transfer)



0112-12

Notes:

6. Asynchronous enable mode only.

Device Programming

The CY7C268 and CY7C269 program identically. They utilize an intelligent programming algorithm to assure consistent programming quality. These 64K PROMS use a single ended memory cell design. In an unprogrammed state, the memory contains all "0"s. During programming, a "1" on a data-in pin causes the addressed location to be programmed, and a "0" causes the location to remain unprogrammed.

The mode transition to HIGH latches the asynchronous enable state. If the enable state is changed and held before leaving the diagnostic mode (mode H

L) then the output impedance change delay is tws.

Programming Pinout

The Programming Pinout of both devices is shown in Figures 3a and 3b. The programming mode is entered by putting 12.5V on the Vpp pin. The addressed location is programmed and verified with the application of a PGM and VFY pulse. Entering and exiting the programming mode should be done with care. Proper sequencing as described in the dialog on the programming algorithm and shown in the timing diagram and programming flow chart must be implemented.

0112-14

⊐ ∧₁₀






Figure 3a. 7C268 Programming Pinout

Programming and Blankcheck (Memory Bits)

Blankcheck

Blankcheck is accomplished by performing a verify cycle (VFY toggles on each address), sequencing through all memory address locations, where all the data read will be "0"s. (Refer to mode table for pin states)

Programming Algorithm

Programming is accomplished with an intelligent algorithm. The sequence of operations is to enter the programming mode by placing 12.5V on Vpp. This should be done after a minimum delay from power up, and be removed prior to power down by the same delay (see the timing diagram and AC specifications for details). Once in this mode, programming is accomplished by addressing a location as described above, placing the data to be programmed into a location on the data pins, and clocking the PGM signal from VIHP to VILP and back to VIHP with a pulse width of 200 μs. The data is removed from the data pins and the content of the location is then verified by taking the VFY signal from VIHP to VILP, comparing the output with the desired data and then returning VFY to VIHP. If the contents are correct, a second overprogram pulse of 4 times the original 200 µs is delivered with the data to be programmed again on the data pins. If the data is not correct, a second 200 µs pulse is applied to PGM with the data to be programmed on the data pins. The compare and overprogram operation is repeated with an overprogram pulse width 4 times the sum of the initial program pulses. This operation is continued until the location is programmed or 10 initial program pulses have been attempted. If on the 10th attempt, the location fails to verify, an overprogram pulse of 8 ms is applied, and the content of the location is once more verified. If the location still fails to verify, the device is rejected. Once a location verifies successfully, the address is advanced to the next location, and the process is repeated until all locations are programmed.

After all locations are programmed, they should be verified at $V_{CCP} = 5.0V$.

Programming Algorithm for the Architecture

Both the 7C268 and 7C269 offer a limited selection of programmed architecture. Programming these features should be done with a single 10 ms wide pulse in place of the intelligent algorithm mainly because these features are verified operationally, not with the VFY pin. Architecture programming is implemented by applying the supervoltage to two additional pins during programming. In programming the 7C269 architecture Vpp is applied to pins 3, 9 and 22 while in programming the 7C268 architecture Vpp is applied to pins 3, 11, 26. Specific choice of a particular mode will depend on the states of the other pins during programming so it is important that the condition of the other pins be met as set forth in the mode table. The same considerations with respect to power up and power down apply during architecture programming as during intelligent programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms.

To check whether a 7C269 has been programmed as output enable or initialize enable, pin 22 ($\overline{E}/\overline{I}$) should be pulled LOW followed by a LOW to HIGH transition on pin 8 (CLOCK). The data read at the outputs is stored and complement data is shifted into the shadow register. A shift from shadow to pipeline is performed and the CLOCK is again pulled from LOW to HIGH. At this point, if the new data read is data-complement, the device has been programmed as Output enable while if the new data read-true then the device is programmed as Initialize enable and the configuration of the Initialize byte can be read directly by pulling $\overline{E}/\overline{I}$ from HIGH to LOW.



Mode Table 7C268

Mode Select	P2 A6	P3 A5	P30 A9	P6 A2	P7 MD PGM	P9 DCLK	P10 PCLK	P11 A1	P12 A0	P22 SDO VFY	P23 SDI	P24 A12	P26 INT V _{PP}	P27 E/E _S	P28 A11
Normal Read ^[2]	A 6	A5	A 9	A2	L	X	L/H	A 1	A 0	SDO	X	A12	Н	H/L	A11
Load SR to PR[2]	A 6	A 5	A 9	A2	Н	L	L/H	A 1	A 0	SDI	X	A12	Н	X	A11
Load Output to SR	A 6	A5	A 9	A2	Н	L/H	L	A 1	A 0	SDI	L	A12	Н	Н	A11
Shift Shadow ^[2]	A 6	A5	A 9	A 2	L	L/H	L	A 1	A 0	SDO	DIN	A12	Н	X	A11
Program (Memory)	A 6	A 5	A 9	A2	L	L	L	A 1	A 0	Н	L	A12	V _{PP}	Н	A11
Program Verify	A 6	A5	A 9	A2	Н	L	L	A1	A 0	L	L	A12	V _{PP}	Н	A11
Program Inhibit	A 6	A 5	A 9	A2	H	L	L	A 1	A 0	Н	L	A12	V _{PP}	Н	A11
Async. Enable Read	A 6	A5	A 9	A2	L	L	X	A1	A 0	SDO	L	A12	Н	H/L	A11
Sync. Enable Read	A 6	A5	A 9	A2	L	L	L/H	A 1	A 0	SDO	L	A12	н	H/L	A11
Async. Init. Read	A6	A5	A 9	A2	L	L	X	A 1	A 0	SDO	L	A12	L	L	A11
Program Sync. Enable[1]	Н	v_{HH}	X	Н	L	. L	L	v_{HH}	L	. Н	L	Н	V _{PP}	Н	Н
Program Initial Byte	Н	V _{HH}	X	L	L	L	L	v_{HH}	Н	Н	L	X	V _{PP}	Н	L

Notes:

- 1. Default is Async. Enable.
- 2. For the asynchronous enable operation, the data out is enabled by bringing E LOW. For the synchronous enable operation, data out is enabled on the first LOW to HIGH clock transition after E is brought

LOW. When E goes from LOW to HIGH (enable to disable) the outputs will go to the high impedance state (after a propagation delay) immediately if the asynchronous enable was programmed. If the synchronous enable was selected, a LOW to HIGH clock transition is required.

Mode Table 7C269

Mode Select	P2 A6	P3 A5	P26 A9	P6 A2	P7 MD PGM	P8 CLK	P9 A1	P10 A0	P21 SDI	P20 SDO VFY	P24 A11	P22 E/I V _{PP}	P23 A12
Normal Read	A6	A5	A9	A2	L	L/H	A 1	A 0	X	HI Z	A11	H/L	A12
Load SR to PR[3]	A 6	A5	A9	A2	Н	L/H	A 1	A 0	L	SDI	A11	L	A12
Load Output to SR[3]	A 6	A5	A 9	A2.	Н	L/H	A1	A 0	Н	SDI	A11	L	A12
Shift Shadow[3]	A 6	A 5	A9	A2	Н	L/H	A1	A 0	DIN	SDO	A11	Н	A12
Program (Memory)	A 6	A5	A9	A2	L	L	A 1	A 0	X	Н	A11	V _{PP}	A12
Program Verify	A 6	A5	A 9	A2	Н	L	A 1	A 0	X	L	A11	V _{PP}	A12
Program Inhibit	A6	A 5	A9	A2	Н	L	A1	A 0	X	Н	A11	V _{PP}	A12
Async. Enable Read	A6	A5	A9	A2	L	L	A1	A 0	X	HI Z	A11	L	A12
Sync. Enable Read	A6	A5	A9	A2	L	L/H	A1	A 0	X	HI Z	A11	L	A12
Async. Init. Read	A6	A 5	A 9	A2	L	L	A1	A 0	X	HI Z	A11	L	A12
Program Sync. Enable[1]	Н	V _{HH}	A9	Н	L	L .	V _{HH}	L	X	Н	Н	V _{PP}	Н
Program Initialize ^[2]	Н	V _{HH}	A9	L	L	L	V _{HH}	L	Х	Н	Н	V _{PP}	L
Program Initial Byte	Н	V _{HH}	A 9	L	L	L	V_{HH}	Н	X	Н	L	V _{PP}	A12

Notes:

- 1. Default is Async. Enable.
- 2. Default is Enable.

3. If I selected, outputs always enabled. If E selected, during diagnostic operation the data outputs will remain in the state they were in when the mode was entered. When enabled, the data outputs will reflect the outputs of the pipeline register. Any changes in the data in the pipeline register will appear on the data output pins.



DC Programming Parameters $T_A = 25$ °C

Parameter	Description	Min.	Max.	Units
V _{PP}	Programming Voltage	12.0	13.0	v
V _{CCP}	Power Supply Voltage During Programming	4.75	5.25	v
IPP	V _{PP} Supply Current		50	mA
V _{IHP}	Input High Voltage During Programming	3.0		v
V _{ILP}	Input Low Voltage During Programming	-3.0	0.4	v
V _{OH}	Output High Voltage	2.4		v
V _{OL}	Output Low Voltage		0.4	v

AC Programming Parameters T_A = 25°C

Parameter	Description	Min.	Max.	Units
tpp	Program Pulse Width (Per Byte)		10.0	ms
tAS	Address Set-up Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _{DS}	Data Set-up Time	1.0		μs
t _{R,F}	V _{PP} Rise and Fall Time	1.0		μs
t _{DV}	Delay to Verify	1.0		μs
t _{VD}	Verify to Data Out		1.0	μs
tvH	Data Hold Time from Verify		1.0	μs
typ	Verify Pulse Width	2.0		μs
t _{DZ}	Verify to High Z		1.0	μs

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C268 and 7C269 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV

intensity \times exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C268 or 7C269 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Bit Map Data

Programme	r Address	RAM Data
Decimal	Hex	Contents
0	0	DATA
•	•	•
•	•	•
•	•	•
8191	1FFF	DATA
8192	2000	INIT BYTE
8193	2001	CONTROL BYTE

Control Byte

- 00 Asynchronous output enable (default condition)
- 01 Synchronous output enable
- 02 Asynchronous initialize (CY7C269 only)






Figure 4. Programming Flowchart

0112-15







Figure 5. Programming Waveforms (Memory)

Note:

Power, VPP and VCC should not be cycled for each program verify cycle but remain static during programming.



0112-17


Figure 6. Programming Waveforms for the Architecture CY7C268 and CY7C269


^{*7}C268-pin 26 7C269-pin 22 **7C268-pins 3, 11 7C269-pins 3, 9


^{***}Data required on I/O's only during initial byte programming





Typical DC and AC Characteristics














0112-18

Ordering Information

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
40	100	CY7C268-40DC	D20	Commercial
		CY7C268-40WC	W20	
		CY7C269-40PC	P21	
		CY7C269-40DC	D22	
		CY7C269-40WC	W22	
50	80	CY7C268-50DC	D20	
		CY7C268-50WC	W20	
		CY7C269-50PC	P21	
		CY7C269-50DC	D22	
		CY7C269-50WC	W22	
	120	CY7C268-50DMB	D20	Military
	ı	CY7C268-50WMB	W20	
		CY7C268-50LMB	L55	
		CY7C268-50QMB	Q55	
	!	CY7C269-50DMB	D22	
	ı	CY7C269-50WMB	W22	
		CY7C269-50LMB	L64	
		CY7C269-50QMB	Q64	

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
60	80	CY7C268-60DC	D20	Commercial
		CY7C268-60WC	W20	i
		CY7C269-60PC	P21	
		CY7C269-60DC	D22	
		CY7C269-60WC	W22	
	100	CY7C268-60DMB	D 20	Military
		CY7C268-60WMB	W20	
		CY7C268-60LMB	L55	
		CY7C268-60QMB	Q55	
		CY7C269-60DMB	D22	
		CY7C269-60WMB	W22	
		CY7C269-60LMB	L64	
		CY7C269-60QMB	Q64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL}	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
tAS	7,8,9,10,11
t _{HA}	7,8,9,10,11
tco	7,8,9,10,11
tPW	7,8,9,10,11
t _{SES}	7,8,9,10,11
tHES	7,8,9,10,11
tcos	7,8,9,10,11

Diagnostic Mode Switching Characteristics

Parameters	Subgroups
tSSDI	7,8,9,10,11
tHSDI	7,8,9,10,11
tDSDO	7,8,9,10,11
tDCL	7,8,9,10,11
t _{DCH}	7,8,9,10,11
t _{HM} [1]	7,8,9,10,11
t _{MS}	7,8,9,10,11
tss	7,8,9,10,11

Note:

1. 7C269 only.

Document #: 38-00069-A



32,768 x 8 PROM Power Switched and Reprogrammable

Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
 - 45 ns (commercial)
 - 55 ns (military)
- Low power
 - 660 mW (commercial)
 - -- 715 mW (military)
- Super low standby power
 Less than 165 mW when deselected
- EPROM technology 100% programmable
- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O
- Slim 300 mil package (7C271)
- Direct replacement for bipolar PROMs

• Capable of withstanding > 2001V static discharge


Product Characteristics

The CY7C271 and CY7C274 are high performance 32,768 word by 8 bit CMOS PROMS. When disabled (CE HIGH), the 7C271/274 automatically powers down into a low power standby mode. The CY7C271 is packaged in the 300 mil slim package. The CY7C274 is packaged in the industry standard 600 mil package. Both the 7C271 and 7C274 are available in a CERDIP package equipped with an erasure window to provide for reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C271 and CY7C274 offer the advantage of lower power, superior

performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested, with each location being written into, erased and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading the 7C271 is accomplished by placing active LOW signals on \overline{CS}_1 and \overline{CE} , and an active HIGH on \overline{CS}_2 . Reading the 7C274 is accomplished by placing active LOW signals on \overline{OE} and \overline{CE} . The contents of the memory location addressed by the address lines (A_0-A_{14}) will become available on the output lines (O_0-O_7) .





Selection Guide

		7C271-45 7C274-45	7C271-55 7C274-55
Maximum Access Time (ns)		45	55
Maximum Operating Current (mA)	Commercial	120	120
	Military		130
Standby Current (mA)	Commercial	30	30
Standby Current (IIIA)	Military		40

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

 Storage Temperature
 −65°C to +150°C

 Ambient Temperature with
 −55°C to +125°C

 Power Applied
 −0.5°C to +125°C

 Supply Voltage to Ground Potential
 −0.5°V to +7.0°V

 DC Voltage Applied to Outputs in High Z State
 −0.5°V to +7.0°V

 DC Input Voltage
 −3.0°V to +7.0°V

 DC Program Voltage
 13.0°V

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

 Latchup Current
 > 200 mA

 UV Exposure
 .7258 Wsec/cm²

Operating Range

Range	Ambient Temperature	v_{cc}		
Commercial	0°C to +70°C	5V ±10%		
Military ^[4]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over the Operating Range^[5]

Parameters	Description	Test Conditions		7C271-45 7C274-45		7C271-55 7C274-55		Units
			Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ m}$	n A	2.4		2.4		v
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	*		0.4		0.4	V
V_{IH}	Input HIGH Level ^[1]			2.0	V _{CC}	2.0	v_{cc}	v
v_{IL}	Input LOW Level[1]				0.8		0.8	v
I _{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	-10	+ 10	μΑ
V _{CD}	Input Diode Clamp Voltage			No	Note 2		Note 2	
I _{OZ}	Output Leakage Current	$V_{OL} \le V_{OUT} \le V_{OH}$, Output Disabled		-40	+40	-40	+40	μΑ
I _{OS}	Output Short Circuit Current ^[3]	$V_{CC} = Max., V_{OUT} = GND$		-20	-90	-20	-90	mA
I _{CC}	Power Supply	$V_{CC} = Max., V_{IN} = 2.0V$	Commercial		120		120	mA
Current	Current	$I_{OUT} = 0 \text{ mA}$	Military				130	mA
I _{SB}	Standby Supply	$V_{CC} = Max., \overline{CS} \ge V_{IH}$	Commercial		30		30	mA
,2R C	Current	$I_{OUT} = 0 \text{ mA}$	Military				40	mA

^{*6.0} mA military

Capacitance^[6]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	8	υF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pr.

Notes:

- 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 2. The CMOS process does not provide a clamp diode. However, the CY7C271 and CY7C274 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.


0102-7



Switching Characteristics Over the Operating Range [5, 7]


Parameters	Description	7C271-45 7C274-45		7C271-55 7C274-55		Units
			Max.	Min.	Max.	
t _{AA}	Address to Output Valid		45		55	ns
tHZCS	Chip Select Inactive to High Z ^[8] (CS ₁ and CS ₂ -7C271 Only)		30		30	ns
t _{ACS}	Chip Select Active to Output Valid (\overline{CS}_1 and CS_2 -7C271 Only)		30		30	ns
tHZOE	Output Enable Inactive to High Z ^[8] (OE-7C274 Only)		25		30	ns
toE	Output Enable Active to Output Valid (OE-7C274 Only)		25		30	ns
tHZCE	Chip Enable Inactive to High Z ^[8] (CE Only)		50		60	ns
tACE	Chip Enable Active to Output Valid (CE Only)		50		60	ns
tpU	Chip Enable Active to Power Up	0		0		ns
t_{PD}	Chip Enable Inactive to Power Down		50		60	ns
toH	Output Hold from Address Change	0		0		ns

AC Test Loads and Waveforms



Equivalent to:

THÉVENIN EQUIVALENT



Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in Figure 1a, 1b.
- t_{HZCS(E)} and t_{HZOE} are tested with the load shown in Figure 1b.
 Transition is measured at steady state High level 500 mV or steady

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C271 and 7C274 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.


The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV


- state Low level +500 mV on the output from the 1.5 level on the input.
- 9. CS_2 and \overline{CS}_1 are used on the 7C271 only. \overline{OE} is used on the 7C274 only.


intensity \times exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C271 and 7C274 need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258W \times sec/cm² is the recommended maximum dosage.





Typical DC and AC Characteristics

















0102-13






Figure 3. Programming Flowchart

Note:

For main array only. Sync. and ALE bits use 200 50 μs pulses.




Table 2. DC Programming Parameters $T_A = 25^{\circ}C$

·	Table 2, DC Hogramming Larameters 1A 25 C						
Parameters	Description	Min.	Max.	Units			
V_{PP}	Programming Voltage		13.0	v			
V _{CCP}	Power Supply Voltage During Programming		5.25	v			
Ipp	V _{PP} Supply Current		50	mA			
V _{IHP}	Input High Voltage During Programming	3.0	V _{CCP}	v			
V _{ILP} Input Low Voltage During Programming			0.4	v			
V _{OH} Output High Voltage		2.4		v			
V _{OL} Output Low Voltage			0.4	v			

Table 3. AC Programming Parameters $T_A = 25^{\circ}C$


Parameters	Description	Min.	Max.	Units
t _{AS}	Address Setup Time to PGM/VFY	1.0		μs
t _{AH}	Address Hold Time from PGM/VFY	1.0		μs
t_{DS}	Data Setup Time to PGM	1.0		μs
t _{DH}	Data Hold Time PGM	1.0		μs
tpp	Program Pulse Width	0.1	10	ms
t _{R,F}	Vpp Rise and Fall Time	1.0		μs
t _{DV}	Delay to Verify	1.0		μs
t _{VD}	Verify to Data Out	F 44	1.0	μs
typ	Verify Pulse Width	5.0		μs
t_{DZ}	Verify to High Z		1.0	μs
tp	Power Up/Down	20.0	250	ms
tps	Verify Setup/Hold to Program	1.0		μs

7C271 Programming Pin-Out



0102-8

7C274 Programming Pin-Out



0102-12

0102-9




Read Mode Table

Part	V _{PP}	PGM	VFY
7C271	$v_{\rm IL}$	V_{IH}	v_{IL}
7C274	v_{IL}	V _{IL}	v_{IL}

Reading PROMs

Below are timing diagrams for the final read of the PROMs. Use 1 µs timing for pulse widths and overlaps.






Figure 4. PROM Programming Waveforms

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
45	CY7C271-45PC	P21	Commercial
	CY7C271-45WC	W22	
	CY7C274-45PC	P15	
	CY7C274-45WC	W16	
55	CY7C271-55PC	P21	Commercial
	CY7C271-55WC	W22	
	CY7C274-55PC	P15	
	CY7C274-55WC	W16	
	CY7C271-55DMB	D22	Military
	CY7C271-55WMB	W22	
	CY7C271-55LMB	L55	
	CY7C271-55QMB	Q55	
	CY7C274-55DMB	D16	
	CY7C274-55WMB	W16	
	CY7C274-55LMB	L55	
	CY7C274-55QMB	Q55	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V_{IL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{AA}	7,8,9,10,11
t _{ACS} [1]	7,8,9,10,11
t _{OE} [2]	7,8,9,10,11
tACE	7,8,9,10,11

Notes:

1. 7C271 only.

2. 7C274 only.

Document #: 38-00068-C




Reprogrammable 32,768 x 8 Registered PROM

Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 40 ns max set-up
 - 20 ns clock to output
- Low power
 - 660 mW (commercial) 715 mW (military)

- Programmable address latch enable input
- · Programmable synchronous or asynchronous output enable (7C277)
- On-chip edge-triggered registers
- EPROM technology, 100% programmable
- Slim 300 mil, 28-pin plastic or hermetic DIP
- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar **PROMs**
- Capable of withstanding greater than 2000V static discharge



Selection Guide

		7C279-45	7C277-40	7C279-55	7C277-50
Maximum Access Time (ns)		45		55	
Maximum Setup Time (ns)			40		50
Maximum Clock to Output (ns)			20		25
Maximum Operating Current (mA)	Commercial	120	120	120	120
	Military			130	130
Maximum Standby	Commercial		30		30
Current (mA)	Military				40



Product Characteristics

The CY7C277 and CY7C279 are high performance 32,768 word by 8 bit CMOS PROMs. When deselected, the 7C279 automatically powers down into a low power standby mode. The 7C277 and the 7C279 both are packaged in the slim 28 pin 300 mil package. The ceramic package may be equipped with an erasure window; when exposed to UV light, the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide algorithms.

The CY7C277 and CY7C279 offer the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the project will meet DC and AC specification limits.

On the 7C277, the outputs are pipelined through a master-slave register. On the rising edge of CP, data is loaded into the 8 bit edge triggered output register. The $\overline{E}/\overline{E}_8$ provides a programmable bit to select between asynchronous and synchronous operation. The default condition is

asynchronous. When the asynchronous mode is selected, the $\overline{E}/\overline{E}_s$ pin is sampled continuously and operates as an output enable. If the synchronous mode is selected, then the $\overline{E}/\overline{E}_s$ pin is sampled only when CP is HIGH. Enabling the outputs in this mode is accomplished by bringing the \overline{E}_s pin LOW and pulsing the CP HIGH to latch the output enable state. The 7C277 also provides a programmable bit to enable the ADDRESS LATCH ENABLE (ALE) pin. If this bit is not programmed, then the device will ignore the ALE pin. If the ALE function is selected, the user may define the polarity of the ALE signal with the default being a positive ACTIVE signal.

On the 7C279, address registers are provided to easily interface with the Cypress 7C601 and other microprocessors that clock their addresses. A programmable bit is provided to select between Latched and Registered address inputs. The default is registered inputs, which will sample the address on the RISING EDGE of ALE and latch the address into the address register. The Latched address option will recognize any address changes while the ALE pin is ACTIVE and latch the address into the address registers on the FALLING EDGE of ALE. If the latched address option is selected, then another programmable bit is provided for the user to select the polarity that will define ALE ACTIVE, with the default being positive polarity.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

(Above which the useful life may be impaired. For user guide
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to + 125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
DC Program Voltage (Pins 7, 18, 20)
UV Erasure

Static Discharge Voltage	.>2001V
(Per MIL-STD-883 Method 3015)	
Latchup Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ±10%
Military ^[2]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[3]

Parameters	Description	Test Conditions		7C277-40 7C279-45		7C277-50 7C279-55		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.01$	nA	2.4		2.4		v
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	<u> </u>		0.4		0.4	v
v_{IH}	Input HIGH Level ^[4]			2.0	V _{CC}	2.0	V _{CC}	v
v_{IL}	Input LOW Level ^[4]				0.8		0.8	v
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$		-10	+ 10	-10	+10	μΑ
v_{CD}	Input Clamp Diode Voltage				Note 5			
I _{OZ}	Output Leakage Current	$V_{OL} \le V_{OUT} \le V_{OH}$, Output Disabled ^[6]		-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V^{[7]}$		-20	-90	20	-90	mA
Igg	CC Power Supply Current	$V_{CC} = Max., V_{IH} = 2.0V$ $I_{OUT} = 0 \text{ mA}$	Commercial		120		120	mA
100			Military				130	III.A
I _{SB} [9]	Standby Supply Current	$V_{CC} = Max., \overline{CS} \ge V_{IH}$	Commercial		30		30	mA
ISBLA	Standoy Supply Current	$I_{OUT} = 0 \text{ mA}$	Military				40	1 111/4



Capacitance^[8]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pr

Notes:

- 1. The 7C279 only has a standby mode.
- 2. T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).
- 5. The CMOS process does not provide a clamp diode. However, the CY7C277 and CY7C279 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 8. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over Operating Range^[8]

Parameters	Description	7C2	77-40	7C2	77-50	Units
1 arameters	Description	Min.	Max.	Min.	Max.	Cints
tAL	Address Setup to ALE Active	10		10		ns
tLA	Address Hold from ALE Inactive	10		15		ns
tLL	ALE Pulse Width	10		15		ns
tsa	Address Setup to Clock HIGH	40		50		ns
tHA	Address Hold from Clock HIGH	0		0		ns
t _{SES}	Es Setup to Clock HIGH	15		15		ns
tHES	Es Hold from Clock HIGH	10		10		ns
t _{CO} [14]	Clock HIGH to Output Valid		20		25	ns
tpwc	Clock Pulse Width	20		20		ns
tLZC	Output Low Z from Clock HIGH		20		30	ns
tHZC ^[14, 9]	Output High Z from Clock HIGH		20		30	ns
tLZE	Output Low Z from E LOW		20		30	ns
t _{HZE} [15, 9]	Output High Z from E HIGH	1	20		30	ns



Switching Characteristics Over Operating Range^[8] (Continued)

Parameters	Description	7C279-45		7C279-55		Units
1 at affecters	Description	Min.	Max.	Min.	Max.	
t _{AA} [12]	Address Access to Output Valid		45		55	ns
tHZCS	Chip Select Inactive to High Z		30		30	ns
tACS	Chip Select Inactive to Output Valid		30		30	ns
t _{AR}	Address Register Setup to ALE Active	10		10		ns
t _{RA}	Address Hold from ALE Active	10		10		ns
t _{ADH}	Data Hold from ALE Active	5		5		ns
tPU	Chip Enable Active to Power Up	0 .		0		ns
tPD	Chip Enable Inactive to Power Down		50		60	ns
t _{OH} [12]	Output Hold from Address Change	0		0		ns
tpwA	Address Register Pulse Width		20		30	ns


Notes:

- 9. t_{HZCS} and t_{HZE} are tested with the load shown in Figure 1b. Transition is measured at steady state high level 500 mV or steady state low level + 500 mV on the output from the 1.5V level on the input.
- 10. These parameters apply to the 7C277 only.
- 11. These parameters apply to the 7C279 only.

Figure 1a

- 12. tAA and tOH apply only when the latched mode is selected.
- 13. Tests are performed with rise and fall times of 5 ns or less.
- 14. Applies only when the synchronous (\overline{E}_S) function is used.
- 15. Applies only when the asynchronous (\overline{E}) function is used.
- 16. See Figure Ia for all switching characteristics except $t_{\mbox{HZCS}}$ and $t_{\mbox{HZE}}$.
- 17. See the last page of this specification for Group A subgroup testing information.
- 18. All device test loads should be located within 2" of device outputs.

AC Test Loads and Waveforms [9, 16, 18]



Equivalent to:

THÉVENIN EQUIVALENT


0000 0 2.000 COMMERCIAL 2500 0 1.900 MILITARY


0136-14


Figure 1b





Typical DC and AC Characteristics

















0136-15

0136-16






Figure 3. Programming Flowchart


Note:

For main array only. Sync. and ALE bits use 200 50 µs pulses.


0136-10



Timing Diagram (7C277)



Timing Diagram (7C279)



Note:

ALE is shown with positive polarity.

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C277 and 7C279. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C277 and 7C279 need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Device Programming

There are several independent programmable functions contained in the 7C277 and 7C279 CMOS 32K x 8 registered PROM. Both devices have the 32K x 8 array and a programmable ALE function. The 7C277 also contains a programmable synchronous function (E/E_8).

All of the programming elements are EPROM cells and are in an erased state when they are shipped. This erased state manifests itself differently in each case. The erased state for the synchronous function is ASYNCHRONOUS mode. The erased state for the ALE function is: Registered inputs on the 7C279 and no ALE function on the 7C277. In the erased state, the memory location contains neither a one nor a zero. The erased state of the device can be verified by using the BLANK CHECK ONES and BLANK CHECK ZEROS function (see mode table).

To choose the ALE function, the ALE bit must be programmed. This is done by raising A₉ to V_{PP}, taking A₁₄ LOW and pulsing PGM LOW. When the ALE function is chosen, it is active with positive polarity. To choose negative polarity, A₉ must be at V_{PP}, A₁₄ must be raised HIGH and PGM must be pulsed LOW. The 7C277 comes with a synchronous option. To choose this option, the SYN bit must be programmed. This is done by taking A₁₄ to V_{PP} and pulsing PGM LOW.

To verify these special bits, A_{14} must be at V_{PP} and the V_{PP} must be held LOW with \overrightarrow{PGM} held HIGH and \overrightarrow{CE} LOW. The ALE bit is read on I/O₁, the polarity bit is read on I/O₂ and the synchronous bit is read on I/O₀.



DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP} [1]	Programming Voltage	12.0	13.0	v
V _{CCP}	Supply Voltage	4.75	5.25	v
V _{IHP}	Input High Voltage	3.0	V _{CCP}	v
V _{ILP}	Input Low Voltage		0.4	v
V _{OH} [2]	Output High Voltage	2.4		v
V _{OL} [2]	Output Low Voltage		0.4	v
Ipp	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width	0.1	10	ms
t _{AS}	Address Setup Time to PGM/VFY	1.0		μs
t _{DS}	Data Setup Time to PGM	1.0		μs
t _{AH}	Address Hold Time from PGM/VFY	1.0		μs
t _{DH}	Data Hold Time from PGM	1.0		μs
t _R , t _F [3]	V _{PP} Rise and Fall Time	1.0		μs
tvD	Verify to Data Out		1.0	μs
typ	Verify Pulse Width	5.0		μs
t _{DV}	Delay to Verify	1.0		μs
t_{DZ}	Verify HIGH to High Z		1.0	μs
tp	Power Up/Down	20.0		ms
tps	VFY Setup/Hold to PGM		1.0	μs

Notes:

- V_{CCP} must be applied prior to V_{PP}.
 During verify operation.
 Measured 10% and 90% points.



Mode Selection

Mode Table

	Read	A9	A ₁₄	ALE	CP-7C277 CS-7C279	$\overline{E}/\overline{E}_{S}$ -7C277 \overline{CE} -7C279	A ₀ -A ₈ A ₁₀ -A ₁₃	Data
Mode	Program	A9	A ₁₄	V_{PP}	PGM	VFY	A ₀ -A ₈ A ₁₀ -A ₁₃	Data
Read		Α	A	v_{IL}	v_{IH}	v_{iL}	A	Out
Program		Α	Α	V_{PP}	v_{IL}	v_{IH}	A	In
Program SYN Bit		X	V_{PP}	V_{PP}	$ m v_{IL}$	v_{IH}	X	X
Program ALE Bit		V _{PP}	v_{IL}	V_{PP}	v_{IL}	v_{IH}	X	X
Program ALE Low I	Polarity	V _{PP}	V_{IH}	V_{PP}	v_{IL}	v_{IH}	X	X
Program Verify[1]		Α	A	V_{PP}	V _{IH} , V _{IL}	v_{IL}	A	Out
Program Inhibit		A	Α	V _{PP}	v_{IH}	v_{IH}	A	X
Blank Check 0, 1[2]		A	A	V _{IH} , V _{IL}	V _{PP}	V _{PP}	A	Out
Verify Special Bits		X	V _{PP}	v_{IL}	V _{IH}	v_{IL}	X	Out

Notes:

2. To blank check zeros, V_{PP} is held to V_{IH} and all ones should be read on the outputs. To blank check ones, V_{PP} is held to V_{IL} and all zeros should be read on the outputs.




Figure 4. Programming Pinout




Figure 5. PROM Programming Waveforms

During program verify PGM must first be held HIGH to verify ones and then LOW to verify zeros.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
45	CY7C277-40PC	P21	Commercial
	CY7C277-40WC	W22	
	CY7C279-45PC	P21	
	CY7C279-45 WC	W22	
55	CY7C277-50 PC	P21	Commercial
	CY7C277-50WC	W22	
	CY7C279-55PC	P21	
	CY7C279-55 WC	W22	
	CY7C277-50DMB	D22	Military
	CY7C277-50WMB	W22	}
	CY7C277-50LMB	L55	
	CY7C277-50QMB	Q55	
	CY7C279-55DMB	D22	
	CY7C279-55WMB	W22	l :
	CY7C279-55LMB	L55	}
	CY7C279-55QMB	Q55	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
$ m v_{OL}$	1,2,3
V_{IH}	1,2,3
V _{IL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB} [11]	1,2,3

Switching Characteristics

Device	Parameters	Subgroups
7C277	tsA	7,8,9,10,11
	tHA	7,8,9,10,11
	tco	7,8,9,10,11
7C279	tAR	7,8,9,10,11
	t _{RA}	7,8,9,10,11
	tDHA	7,8,9,10,11

Note:

11. These parameters apply to the 7C279 only.

Document #: 38-00085



1024 x 8 PROM

Features

- CMOS for optimum speed/ power
- · High speed
 - 30 ns (commercial)
 - 45 ns (military)
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- EPROM technology 100% programmable
- Slim 300 or standard 600 mil DIP or 28 pin LCC
- 5V $\pm 10\%$ V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs


Capable of withstanding 1500V static discharge

Product Characteristics

The CY7C281 and CY7C282 are high performance 1024 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil and 600 mil wide packages respectively. The CY7C281 is also available in a 28 pin leadless chip carrier. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C281 and CY7C282 are plugin replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercized prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{CS}_1 and \overline{CS}_2 , and active HIGH signals on CS₃ and CS₄. The contents of the memory location addressed by the address lines (A_0-A_9) will become available on the output lines (O_0-O_7) .



Selection Guide

		7C281-30 7C282-30	7C281-45 7C282-45
Maximum Access Time (ns)		30	45
Maximum Operating	Commercial	100	90
Current (mA)	Military		120



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C Ambient Temperature with

Supply Voltage to Ground Potential $(Pin 24 to Pin 12) \dots -0.5V to +7.0V$

DC Voltage Applied to Outputs in High Z State..... -0.5V to +7.0V

DC Input Voltage $\dots -3.0V$ to +7.0V

Static Discharge Voltage	>1500V
Latch-up Current	200 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

Parameters	Description Te		Test Conditions			7C281-45 7C282-45		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	4.0 mA	2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{\rm CC} = Min., I_{\rm OL} = 16$.0 mA		0.4		0.4	v
V _{IH}	Input HIGH Level ^[3]			2.0		2.0		v
v_{IL}	Input LOW Level ^[3]				0.8		0.8	V
I _{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$	$GND \le V_{IN} \le V_{CC}$		+10	-10	+ 10	μΑ
v_{CD}	Input Diode Clamp Voltage			No	ote 4	No	te 4	
I _{OZ}	Output Leakage Current	$V_{\rm OL} \leq V_{\rm OUT} \leq V_{\rm OH}$, (Output Disabled	-40	+40	-40	+40	μΑ
Ios	Output Short Circuit Current ^[5]	$V_{CC} = Max., V_{OUT} = GND$		-20	-90	-20	-90	mA
I _{CC}	Power Supply	$V_{CC} = Max.,$	Commercial		100		90	mA
100	Current	$I_{OUT} = 0 \text{ mA}$	Military				120	mA

Capacitance^[6]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pr

- 1. TA is the "instant on" case temperature.
- 2. See the last page of this specification for Group A subgroup testing information.
- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. The CMOS process does not provide a clamp diode. However, the CY7C281 & CY7C282 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 6. Tested initially and after any design or process changes that may affect these parameters.


0009-7





Switching Characteristics Over the Operating Range [2, 7]

Parameters	Description	CY7C281-30 CY7C282-30		CY7C281-45 CY7C282-45		Units
		Min.	Max.	Min.	Max.	L
t _{AA}	Address to Output Valid		30		45	ns
tHZCS	Chip Select Inactive to High Z ^[8]		20		25	ns
tACS	Chip Select Active to Output Valid		20		25	ns

AC Test Loads and Waveforms









Notes:
7. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in Flgure 1a, 1b.


tHZCS is tested with load shown in Figure 1b. Transition is measured
at steady state High level +500 mV or steady state Low level +500
mV on the output from the 1.5V level on the input.





Typical DC and AC Characteristics















0009-9







Figure 3. Programming Pinout

0009-8



The CY7C281 and CY7C282 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec. Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verification is performed at $V_{CC} = 5.0$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0$ V.

Figure 4. Programming Flowchart



Programming Information

The 7C281 and 7C282 1K x 8 CMOS PROMs are implemented with a differential EPROM memory cell. The PROMS are delivered in an erased state, containing neither "1s" nor "0s". This erased condition of the array may be assessed using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see below.

Blank Check

A virgin device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In both of these modes, address and read locations 0 thru 1023. A device is considered virgin if all locations are respectively "1s" and "0s" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is neccessary to program both ones and zeros. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
V _{PP}	Programming Voltage[1]	13.0	14.0	v
V _{CCP}	Supply Voltage	4.75	5.25	, V
V _{IHP}	Input HIGH Voltage	3.0		v
$V_{\rm ILP}$	Input LOW Voltage		0.4	v
V _{OH}	Output HIGH Voltage ^[2]	2.4		v
V _{OL}	Output LOW Voltage ^[2]		0.4	v
Ipp	Programming Supply Current		50	mA

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width[3]	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
tos	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F	V _{PP} Rise and Fall Time ^[3]	1.0		μs
tvD	Delay to Verify	1.0		μs
typ	Verify Pulse Width	2.0		μs
t _D V	Verify Data Valid		1.0	μs
t _{DZ}	Verify to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.

3. Measured 10% and 90% points.



Mode Selection

Table 3

			Pin Fu	nction		
Mode	Read or Output Disable	CS ₄	CS ₃	$\overline{\text{CS}}_2$	$\overline{\text{CS}}_1$	Outputs
	Other	PGM	VFY	V _{PP}	\overline{CS}_1	(9-11, 13-17)
	Pin Number	(18)	(19)	(20)	(21)	
Read		v_{IH}	V _{IH}	v_{IL}	v_{IL}	Data Out
Output Di	isable ^[4]	x	х	v_{iH}	X	High Z
Output Di	isable ^[4]	x	v_{IL}	X	х	High Z
Output Di	isable ^[4]	v_{IL}	х	Х	X	High Z
Output Di	isable ^[4]	х	Х	Х	v_{IH}	High Z
Program		V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	Data In
Program V	Verify	V _{IHP}	V _{ILP}	V _{PP}	V _{ILP}	Data Out
Program I	nhibit	V _{IHP}	V _{IHP}	V _{PP}	V _{ILP}	High Z
Intelligent	Program	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	Data In
Blank Che	eck Ones	V _{PP}	V _{ILP}	V _{ILP}	V _{ILP}	Ones
Blank Che	eck Zeros	V _{PP}	V _{IHP}	V _{ILP}	V_{ILP}	Zeros

Notes:

Programming Sequence 1K x 8

Power the device for normal read mode operation with pin 18, 19, 20, and 21 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Tables 3 and 4. Again per Figure 5 address program and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

5. During programming and verification, all unspecified pins to be at $V_{\rm ILP}$.

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be $100~\mu s$. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration $24\times$ the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. Programming Waveforms

^{4.} X = Don't care but not to exceed $V_{CC} + 5\%$.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
30 ns	CY7C281-30PC	P13	Commercial
	CY7C282-30PC	P11	
	CY7C281-30DC	D14	
	CY7C281-30LC	L64	i
<u></u>	CY7C282-30DC	D12	
45 ns	CY7C281-45PC	P13	Commercial
	CY7C282-45PC	P11	l
	CY7C281-45DC	D14	ĺ
	CY7C281-45LC	L64	
	CY7C282-45DC	D12	
	CY7C281-45DMB	D14	Military
	CY7C281-45LMB	L64	_
	CY7C282-45DMB	D12	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
V_{IL}	1,2,3
I _{IX}	1,2,3
Ioz	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{AA}	7,8,9,10,11
t _{ACS}	7,8,9,10,11

Document #: 38-00006-B



65,536 x 8 PROM Reprogrammable Fast Column Access

Features


- CMOS for optimum speed/ power
- Windowed for reprogrammability
- Unique fast column access
 30 ns t_{AA} (commercial)
 35 ns t_{AA} (military)
- WAIT signal
- Chip Select Decoding
- EPROM technology, 100% programmable
- 5V $\pm 10\%$ V_{CC}, commercial and military
- TTL compatible I/O
- Slim 300 mil package
- Capable of withstanding
 2001V static discharge

Product Characteristics

The CY7C285 and the CY7C289 are high performance 65,536 by 8 bit CMOS PROMs. The CY7C285 is available in a 28-pin 300 mil package. It features a unique fast column access feature which will allow access times as fast as 30 ns for each byte in a 64-byte page. There are 1024 pages in the device. The access time when changing pages will be 75 ns. In order to easily facilitate the use of the fast column access feature, a WAIT signal will be generated to advise the processor of a page change. The WAIT signal may be programmed as either active HIGH or active LOW. The CY7C289 also incorporates the fast column access feature and adds through the use of the ALE option either synchronous address registers or asynchronous address latches. The CY7C289 is particularly well suited to support applications using the CY7C601 as well as other RISC or CISC microprocessors. It is available in a 32-pin 300 mil package.

The CY7C285 and CY7C289 offer the advantage of low power, superior performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested, with each location being written into, erased and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading the CY7C285 is accomplished by placing an active LOW signal on the CS pin. Reading the CY7C289 is accomplished by placing an active LOW signal on the CE pin and by placing active HIGH signals on the CS₁ or CS₂ pins as appropriate. The contents of the memory location addressed by the address lines (A₀-A₁₅) will become available on the output lines (O₀-O₇).



Document #: 38-00097

65,536 x 8 PROM Reprogrammable Registered

Features


- CMOS for optimum speed/ power
- Windowed for reprogrammability
- High speed
 - $-t_{SU} = 55 \text{ ns } (7C287)$
 - $-t_{CO} = 20 \text{ ns} (7C287)$
 - $-t_{AA} = 60 \text{ ns } (7C286)$
- Low power
 - 120 mA active (7C286)
 - 40 mA standby
- WAIT signal
- Chip Select Decoding
- EPROM technology, 100% programmable
- 5V $\pm 10\%$ V_{CC}, commercial and military
- TTL compatible I/O
- Slim 300 mil package (7C287)
- Capable of withstanding
 2001V static discharge

Product Characteristics

The CY7C286 and the CY7C287 are high performance 65,536 by 8 bit CMOS PROMs. The CY7C286 is configured in the JEDEC standard 512K EPROM pinout. It is available in a 28pin, 600 mil package. Power consumption on the CY7C286 will be 120 mA in the active mode and 40 mA in the standby mode. Access time is 60 ns. The CY7C287 has registered outputs and operates in the synchronous mode. It is available in a 28-pin, 300 mil package. The address setup time is 55 ns and the time from clock high to output valid is 20 ns. Both the CY7C286 and CY7C287 are available in a CERDIP package equipped with an erasure window to provide reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C286 and CY7C287 offer the advantage of low power, superior performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested, with each location being written into, erased and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading the CY7C286 is accomplished by placing active LOW signals on the \overline{OE} and \overline{CE} pins. Reading the CY7C287 is accomplished by placing an active low signal on $\overline{E/E_S}$. The contents of the memory location addressed by the address line (A_0-A_{15}) will become available on the output lines (O_0-O_7) .





Reprogrammable 2048 x 8 PROM

Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 35 ns (commercial)
 - 35 ns (military)
- Low power
 - 330 mW (commercial)
 - 413 mW (military)
- EPROM technology 100% programmable
- Slim 300 mil or standard 600 mil packaging available
- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar PROMs


Capable of withstanding > 2000V static discharge

Product Characteristics

The CY7C291 and CY7C292 are high performance 2048 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil and 600 mil wide plastic and hermetic DIP packages respectively. The 300 mil ceramic DIP package is equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C291 and CY7C292 are plugin replacements for bipolar devices and offer the advantages of lower power, reprogrammability, superior performance and programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{CS}_1 , and active HIGH signals on CS_2 and CS_3 . The contents of the memory location addressed by the address lines (A_0-A_{10}) will become available on the output lines (O_0-O_7) .



Selection Guide

			7C291-35 7C292-35	7C291-50 7C292-50
Maximum Access Time (ns)			35	50
Maximum Operating Current (mA)	avimum Operating STD	Commercial	90	90
	STD	Military	120*	120
	L	Commercial	60	60

^{*7}C291 only



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

 Storage Temperature
 −65°C to +150°C

 Ambient Temperature with
 −55°C to +125°C

 Power Applied
 −55°C to +125°C

 Supply Voltage to Ground Potential
 −0.5V to +7.0V

 (Pin 24 to Pin 12)
 DC Voltage Applied to Outputs

 in High Z State
 −0.5V to +7.0V

 DC Input Voltage
 −3.0V to +7.0V

 DC Program Voltage (Pins 18, 20)
 13.0V

Static Discharge Voltage	>2001V
Latchup Current>	200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +70°C	5V ±10%		
Military[6]	-55°C to + 125°C	5V ±10%		

Electrical Characteristics Over the Operating Range^[5]

Parameters	Description	Test Conditions		7C291L-35, 50 7C292L-35, 50		7C291-35, 50 7C292-35, 50		Units
				Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH}$	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$			2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL}$	= 16.0 mA		0.4		0.4	v
V _{IH} [1]	Input HIGH Voltage				V _{CC}	2.0	v_{cc}	V
V _{IL} [1]	Input LOW Voltage				0.8		0.8	v
I _{IX}	Input Load Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	-10	+10	μA
$v_{\rm CD}$	Input Diode Clamp Voltage				Note 2 Note 2		te 2	
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ Output Disabled	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled		+40	-40	+ 40	μΑ
I _{OS}	Output Short Circuit Current[1]	$V_{CC} = Max.,$ $V_{OUT} = GND$		-20	-90	-20	-90	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.,$	Commercial		60		90	mA
	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military*				120	mA

^{*-35: 7}C291 only

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:


- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- The CMOS process does not provide a clamp diode. However, the CY7C291 and CY7C292 are insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 5. See the last page of this specification for Group A subgroup testing information.
- 6. TA is the "instant on" case temperature.



Switching Characteristics Over the Operating Range [5, 7]

Parameters	Description	7C291-35 7C292-35		7C291-50 7C292-50		Units
		Min.	Max.	Min.	Max.	
t _{AA}	Address to Output Valid		35		50	ns
tHZCS	Chip Select Inactive to High Z ^[8]		25		25	ns
tACS	Chip Select Active to Output Valid	25 25		ns		

AC Test Loads and Waveforms








Figure 2. Input Pulses

Equivalent to:

THÉVENIN EQUIVALENT






0008-7


Notes:


- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in Figures 1a, 1b.
- t_{HZCS} is tested with load shown in *Figure 1b*. Transition is measured
 at steady state High level -500 mV or steady state Low level +500
 mV on the output from the 1.5V level on the input.





Typical DC and AC Characteristics





















Figure 3. Programming Pinout

0008-9





The CY7C291 and CY7C292 programming algorithm allows significantly faster programming than the "worst case" specification of 10 msec. Typical programming time for a byte is less than 2.5 msec. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 msec which will then be followed by a longer overprogram pulse of 24 (0.1) (X) msec. X is an iteration counter and is equal to the NUMBER of the initial 0.1 msec pulses applied before verification occurs. Up to four 0.1 msec pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verification is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.

Figure 4. Programming Flowchart



Programming Information

The 7C291 and 7C292 2K x 8 CMOS PROMs are implemented with a differential EPROM memory cell. The PROMs are delivered in an erased state, containing neither "1s" nor "0s". This erased condition of the array may be assessed using the "BLANK CHECK ONES" and "BLANK CHECK ZEROS" function, see below.

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C291. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 30-35 minutes.

The 7C291 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258W \times sec/cm² is the recommended maximum dosage.

Blank Check

A virgin device contains neither ones nor zeros because of the differential cell used for high speed. To verify that a PROM is unprogrammed, use the two blank check modes provided in Table 3. In each of these modes, the locations 0 thru 2047 should be addressed and read. A device is considered virgin if all locations are respectively "1s" and "0s" when addressed in the "BLANK ONES AND ZEROS" modes.

Because a virgin device contains neither ones nor zeros, it is necessary to program both ones and zeros. It is recommended that all locations be programmed to ensure that ambiguous states do not exist.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units	
V _{PP}	Programming Voltage[1]	12.0	13.0	v	
V _{CCP} Supply Voltage		4.75	5.25	v	
V _{IHP}	Input HIGH Voltage	3.0		v	
V _{ILP} Input LOW Voltage			0.4	v	
V _{OH}	Output HIGH Voltage ^[2]	2.4		v	
V _{OL} Output LOW Voltage ^[2]			0.4	v	
I _{PP}	Programming Supply Current		50	mA	

AC Programming Parameters $T_A = 25^{\circ}C$

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width[3]	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs μs μs
t _{AH}	Address Hold Time 1.0	1.0		
t _{DH}	Data Hold Time	1.0		
t _R , t _F	Vpp Rise and Fall Time[3]	1.0		μs
tvD	Delay to Verify 1.0	1.0		μs
typ	tvp Verify Pulse Width			μs
t _{DV} Verify Data Valid			1.0	μs
t _{DZ}	Verify to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.

3. Measured 10% and 90% points.



Mode Selection

Table 3

			Pin Function		
Mode	Read or Output Disable	CS ₃	CS ₂	$\overline{ ext{CS}}_1$	Outputs
Moue	Other	PGM	VFY	V _{PP}	(9-11, 13-17)
	Pin Number	(18)	(19)	(20)	
Read		V _{IH}	V _{IH}	v_{IL}	Data Out
Output Dis	sable[4]	х	х	V _{IH}	High Z
Output Dis	Output Disable ^[4]		V _{IL}	х	High Z
Output Dis	Output Disable ^[4]		х	х	High Z
Program		V _{ILP}	V _{IHP}	V _{PP}	Data In
Program V	erify	V _{IHP}	V _{ILP}	V _{PP}	Data Out
Program I	Program Inhibit		V _{IHP}	V _{PP}	High Z
Intelligent	Intelligent Program		V _{IHP}	V _{PP}	Data In
Blank Chec	Blank Check Ones		V _{ILP}	V _{ILP}	Ones
Blank Chec	ck Zeros	V _{PP}	V _{IHP}	V_{ILP}	Zeros

Notes:

5. During programming and verification, all unspecified pins to be at $V_{\rm ILP}$.

Programming Sequence 2K x 8

Power the device for normal read mode operation with pin 18, 19 and 20 at V_{IH}. Per *Figure 5* take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Table 3. Again per *Figure 5* address, program, and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be 100 μ s. Each location is ultimately programmed and verified until it verifies correctly up to and including 4 times. When the location verifies, one additional programming pulse should be applied of duration 24 x the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. Programming Waveforms

^{4.} X = Don't care but not to exceed $V_{CC} + 5\%$.



Ordering Information

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
35	60	CY7C291L-35PC	P13	Commercial
		CY7C291L-35WC	W14	
	90	CY7C291-35PC	P13	
		CY7C291-35SC	S13	
		CY7C291-35WC	W14	
		CY7C291-35LC	L64	
	120	CY7C291-35WMB	W14	Military
		CY7C291-35DMB	D14	
50	60	CY7C291L-50PC	P13	Commercial
		CY7C291L-50WC	W14	
	90	CY7C291-50PC	P13	'
	1	CY7C291-50SC	S13	
		CY7C291-50WC	W14	
		CY7C291-50LC	L64	
	120	CY7C291-50WMB	W14	Military
		CY7C291-50DMB	D14	
		CY7C291-50LMB	L64	
		CY7C291-50QMB	Q64	

Speed I _{CC} (mA)		Ordering Code	Package Type	Operating Range
35	60	CY7C292L-35PC	P11	Commercial
		CY7C292L-35DC	D12	
	90	CY7C292-35PC	P11	
		CY7C292-35DC	D12	
50	60	CY7C292L-50PC	P11	Commercial
		CY7C292L-50DC	D12	
	90	CY7C292-50PC	P11	}
		CY7C292-50DC	D12	
	120	CY7C292-50DMB	D12	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL}	1,2,3
I _{IX}	1,2,3
Ioz	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups		
t _{AA}	7,8,9,10,11		
t _{ACS}	7,8,9,10,11		

Document #: 38-00007-C



Reprogrammable 2048 x 8 **PROM**

Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 25 ns (commercial)
 - 30 ns (military)
- Low power
 - 330 mW (commercial)
 - 660 mW (military)
- Low standby power
 - 165 mW (commercial) 220 mW (military)
- EPROM technology 100% programmable
- Slim 300 mil or standard 600 mil packaging available
- 5V \pm 10% V_{CC}, commercial and military
- TTL compatible I/O
- Direct replacement for bipolar **PROMs**


• Capable of withstanding > 2001V static discharge

Product Characteristics

The CY7C291A, CY7C292A, and CY7C293A are high performance 2048 word by 8 bit CMOS PROMs. They are functionally identical, but are packaged in 300 mil (7C291A, 7C293A) and 600 mil wide plastic and hermetic DIP packages (7C292A). The CY7C293A has an automatic power down feature which reduces the power consumption by over 70% when deselected. The 300 mil ceramic DIP package is equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C291A, CY7C292A, and CY7C293A are plug-in replacements for bipolar devices and offer the advantages of lower power, reprogrammability, superior performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{CS}_1 , and active HIGH signals on CS2 and CS3. The contents of the memory location addressed by the address lines (A_0-A_{10}) will become available on the output lines (O_0-O_7) .



Selection Guide

			7C291A-25 7C292A-25 7C293A-25	7C291A-30 7C292A-30 7C293A-30	7C291A-35 7C292A-35 7C293A-35	7C291A-50 7C292A-50 7C293A-50
Maximum Access Time	(ns)		25	30	35	50
Maximum Operating	STD	Commercial	120		90	90
Current (mA)		Military		120	120	120
	L	Commercial			60	60
Standby Current (mA)		Commercial	30		30	30
7C293A Only		Military		40	40	40



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Static Discharge Voltage	·2001V
Latchup Current>2	00 mA

Operating Range

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ±10%
Military ^[5]	-55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[6]

UV Exposure7258 Wsec/cm²

Parameters	Description	Test Conditions		7C291A-25 7C292A-25 7C293A-25		7C292A-30		7C291AL-35, 50 7C292AL-35, 50 7C293AL-35, 50		7C291A-35, 50 7C292A-35, 50 7C293A-35, 50		Units
				Min.	Max.	Min.	Max.	Min,	Max.	Min,	Max.]
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4	-	2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min.,$ $I_{OL} = -16.0 \text{ mA}$			0.4		0.4		0.4		0.4	v
v_{ih}	Input HIGH Voltage			2.0	v_{cc}	2.0	v_{cc}	2.0	v _{cc}	2.0	V _{CC}	V
v_{IL}	Input LOW Voltage				0.8		0.8		0.8	***	0.8	v
I _{IX}	Input Load Current	$GND \leq V_{IN} \leq V_{CC}$		-10	+10	-10	+10	-10	+ 10	-10	+10	μΑ
v_{CD}	Input Diode Clamp Voltage			No	te 2 Note 2		Note 2		Note 2			
I _{OZ}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, Output Disabled		-40	+40	-40	+40	-40	+ 40	-40	+40	μА
I _{OS}	Output Short Circuit Current ^[1]	$V_{CC} = Max.,$ $V_{OUT} = GND$		-20	-90	-20	-90	-20	-90	-20	-90	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA}$	Commercial		120				60		90	mA
			Military				120				120	mA
I _{SB}	Standby Supply Current (7C293A Only)	$V_{CC} = Max.,$ $\overline{CS}_1 \ge V_{IH}$	Commercial		30				30		30	mA
			Military				40				40	mA

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units	
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	P	
Cour	Output Capacitance	$V_{CC} = 5.0V$	8	pF	

Notes:


- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- The CMOS process does not provide a clamp diode. However, the CY7C291A, CY7C292A and CY7C293A are insensitive to -3V do input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- 3. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.



Switching Characteristics Over the Operating Range [6, 7]

Parameters	Description	7C29	1A-25 2A-25 3A-25	7C29	1A-30 2A-30 3A-30	7C29	1A-35 2A-35 3A-35	7C29	1A-50 2A-50 3A-50	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{AA}	Address to Output Valid		25		30		35		50	ns
tHZCS ₁	Chip Select Inactive to High Z ^[8]		20		20		25		25	ns
t _{ACS1}	Chip Select Active to Output Valid		20		20		25		25	ns
t _{HZCS2}	Chip Select Inactive to High Z ^[9] (7C293A $\overline{\text{CS}}_1$ Only)		27		32		35		45	ns
t _{ACS2}	Chip Select Active to Output Valid (7C293A $\overline{\text{CS}}_1$ Only)[9]		27		32		35		45	ns
tpU	Chip Select Active to Power Up (7C293A $\overline{\text{CS}}_1$ Only)	0		0		0		0		ns
tpD	Chip Select Inactive to Power Down (7C293A $\overline{\text{CS}}_1$ Only)		27		32		35		45	ns

AC Test Loads and Waveforms







Figure 2. Input Pulses

Equivalent to:

THÉVENIN EQUIVALENT

00 Ω 0 2.0 V

0120-6




Notes:


- 8. t_{HZCS} is tested with load shown in Figure 1b. Transition is measured at steady state High level -500 mV or steady state Low level +500 mV on the output from the 1.5V level on the input.
- 9. t_{HZCS_2} and t_{ACS_2} refer to 7C293A \overline{CS}_1 only.


^{7.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified I_{OL}/I_{OH} and loads shown in *Figures 1a, 1b*.





Typical DC and AC Characteristics





















Figure 3. Programming Pinout



Programming Algorithm



The CY7C291A, CY7C292A and CY7C293A programming algorithm allows significantly faster programming than the "worst case" specification of 10 ms.

Typical programming time for a byte is less than 2.5 ms. The use of EPROM cells allows factory testing of programmed cells, measurement of data retention and erasure to ensure reliable data retention and functional performance. A flowchart of the algorithm is shown in Figure 4.

The algorithm utilizes two different pulse types: initial and overprogram. The duration of the PGM pulse (tpp) is 0.1 ms which will then be followed by a longer overprogram pulse of 24 (0.1) (X) ms. X is an iteration counter and is equal to the NUMBER of the initial 0.1 ms pulses applied before verification occurs. Up to four 0.1 ms pulses are provided before the overprogram pulse is applied.

The entire sequence of program pulses and byte verification is performed at $V_{CCP} = 5.0V$. When all bytes have been programmed all bytes should be compared (Read mode) to original data with $V_{CC} = 5.0V$.

Figure 4. Programming Flowchart



Programming Information

The 7C291A, 7C292A and 7C293A 2K x 8 CMOS PROMs are implemented with a single ended EPROM memory cell. The PROMs are delivered in an erased state, containing "0s". To verify that a PROM is unprogrammed, use the verify mode provided in Table 3. The locations 0 thru 2047 should be addressed and read.

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase these PROMs. For this reason, an opaque label should be placed over the window if the PROM is exposed

to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity \times exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 30-35 minutes.

These PROMs need to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high intensity UV light for an extended period of time. 7258W × sec/cm² is the recommended maximum dosage.

DC Programming Parameters $T_A = 25^{\circ}C$

Table 1

Parameter	Description	Min.	Max.	Units
Vpp	Programming Voltage[1]	12.0	13.0	v
V_{CCP}	Supply Voltage	4.75	5.25	v
V_{IHP}	Input HIGH Voltage	3.0		v
V_{ILP}	Input LOW Voltage		0.4	v
V _{OH}	Output HIGH Voltage ^[2]	2.4		. v
v_{OL}	Output LOW Voltage ^[2]		0.4	v
Ipp	Programming Supply Current		50	mA

AC Programming Parameters TA = 25°C

Table 2

Parameter	Description	Min.	Max.	Units
tpp	Programming Pulse Width ^[3]	100	10,000	μs
t _{AS}	Address Setup Time	1.0		μs
t _{DS}	Data Setup Time	1.0		μs
t _{AH}	Address Hold Time	1.0		μs
t _{DH}	Data Hold Time	1.0		μs
t _R , t _F	V _{PP} Rise and Fall Time ^[3]	1.0		μs
t _{VD}	Delay to Verify	1.0		μs
typ	Verify Pulse Width	2.0		μs
t _D V	Verify Data Valid		1.0	μs
t _{DZ}	Verify to High Z		1.0	μs

Notes:

- 1. V_{CCP} must be applied prior to V_{PP}.
- 2. During verify operation.

3. Measured 10% and 90% points.



Mode Selection

Table 3

			Pin Function		
Mode	Read or Output Disable	CS ₃	CS ₂	CS ₁	Outputs
Mode	Other	PGM	VFY	V _{PP}	(9-11, 13-17)
	Pin Number	(18)	(19)	(20)	
Read		V _{IH}	V _{IH}	v_{iL}	Data Out
Output Disa	able ^[4]	x	X	v_{IH}	High Z
Output Disa	able ^[4]	х	v_{IL}	X	High Z
Output Disa	able[4]	v_{IL}	Х	х	High Z
Program		V _{ILP}	V _{IHP}	V _{PP}	Data In
Program Ve	erify	V _{IHP}	V _{ILP}	V _{PP}	Data Out
Program In	hibit	V _{IHP}	V _{IHP}	V _{PP}	High Z
Intelligent F	Program	V _{ILP}	V _{IHP}	V _{PP}	Data In

Notes:

5. During programming and verification, all unspecified pins to be at $V_{\rm ILP}\!.$

Programming Sequence 2K x 8

Power the device for normal read mode operation with pin 18, 19 and 20 at V_{IH}. Per Figure 5 take pin 20 to V_{PP}. The device is now in the program inhibit mode of operation with the output lines in a high impedance state; see Table 3. Again per Figure 5 address, program, and verify one byte of data. Repeat this for each location to be programmed.

If the brute force programming method is used, the pulse width of the program pulse should be 10 ms, and each

location is programmed with a single pulse. Any location that fails to verify causes the device to be rejected.

If the intelligent programming technique is used, the program pulse width should be 200 μ s. Each location is ultimately programmed and verified until it verifies correctly up to and including 10 times. When the location verifies, one additional programming pulse should be applied of duration 4 x the sum of the previous programming pulses before advancing to the next address to repeat the process.




Figure 5. Programming Waveforms

^{4.} X = Don't care but not to exceed $V_{CC} + 5\%$.



Ordering Information

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
25	120	CY7C291A-25PC	P13	Commercial
		CY7C291A-25WC	W14	
		CY7C292A-25PC	P11	
		CY7C292A-25DC	D12	
		CY7C293A-25PC	P13	1
		CY7C293A-25WC	W14	1
30	120	CY7C291A-30DMB	D14	Military
		CY7C291A-30WMB	W14	
		CY7C291A-30LMB	L64	1
		CY7C291A-30QMB	Q64	
		CY7C292A-30DMB	D12]
		CY7C293A-30DMB	D14	
		CY7C293A-30WMB	W14	
		CY7C293A-30LMB	L64	
		CY7C293A-30QMB	Q64	1
35	60	CY7C291AL-35PC	P13	Commercial
	1	CY7C291AL-35WC	W14	
		CY7C292AL-35PC	P11	
		CY7C293AL-35PC	P13	
		CY7C293AL-35WC	W14	
	90	CY7C291A-35PC	P13	Commercial
		CY7C291A-35DC	D14	
		CY7C291A-35WC	W14	1
		CY7C291A-35LC	L64	
		CY7C292A-35PC	P11	
		CY7C292A-35DC	D12	
		CY7C293A-35PC	P13	
		CY7C293A-35DC	D14	
		CY7C293A-35WC	W14	
		CY7C293A-35LC	L64	
	120	CY7C291A-35DMB	D14	Military
		CY7C291A-35WMB	W14	
		CY7C291A-35LMB	L64	
		CY7C291A-35QMB	Q64	
		CY7C292A-35DMB	D12	
		CY7C293A-35DMB	D14	
		CY7C293A-35WMB	W14	
		CY7C293A-35LMB	L64	
		CY7C293A-35QMB	Q64	

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
50	60	CY7C291AL-50PC	P13	Commercial
ļ		CY7C291AL-50WC	W14	
		CY7C292AL-50PC	P11	
		CY7C293AL-50PC	P13	
		CY7C293AL-50WC	W14	
	90	CY7C291A-50PC	P13	Commercial
}		CY7C291A-50DC	D14	
		CY7C291A-50WC	W14	
		CY7C291A-50LC	L64	
		CY7C292A-50PC	P11	
		CY7C292A-50DC	D12	
		CY7C293A-50PC	P13	
		CY7C293A-50DC	D14	
	ŀ	CY7C293A-50WC	W14	
		CY7C293A-50LC	L64	
	120	CY7C291A-50DMB	D14	Military
		CY7C291A-50WMB	W14	
		CY7C291A-50LMB	L64	
		CY7C291A-50QMB	Q64	
		CY7C292A-50DMB	D12	
		CY7C293A-50DMB	D14	
1		CY7C293A-50WMB	W14	
		CY7C293A-50LMB	L64	
		CY7C293A-50QMB	Q64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
v_{IL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3
I _{SB} [2]	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{AA}	7,8,9,10,11
t _{ACS1} [1]	7,8,9,10,11
t _{ACS2} [2]	7,8,9,10,11

Notes:

1. 7C291A and 7C292A only.

2. 7C293A only.

Document #: 38-00075-B



PROM Programming Information

Introduction

PROMs or Programmable Read Only Memories have existed since the early 1970's and continue to provide the highest speed non-volatile form of semiconductor memory available. Until the introduction of CMOS PROMs from Cypress, all PROMs were produced in bipolar technology, because bipolar technology provided the highest possible performance at an acceptable cost level. All bipolar PROMs use a fuse for the programming element. The fuses are in tact when the product is delivered to the user, and may be programmed or written once with a pattern and used or read infinitely. The fuses are literally blown using a high current supplied by a Programming System. Since the fuses may only be blown or programmed once, they may not be programmed during test. In addition, since they may not be programmed until the user determines the pattern, they may not be completely tested prior to shipment from the supplier. This inability to completely test, results in less than 100% yield during programming and use by the customer for two reasons. First, some percentage of the product fails to program. These devices fall out during the programming operation, and although a nuisance are easily identified. Additional yield is lost because the device fails to perform even though it programs correctly. This failure is normally due to the device being too slow. This is a more subtle failure, and can only be found by 100% post program AC testing, or even worse by trouble shooting an assembled board or system.

Cypress CMOS PROMs use an EPROM programming mechanism. This technology has been in use in MOS technologies since the early 1970s. However, as with most MOS technologies the emphasis has been on density, not performance. CMOS at Cypress is as fast as or faster than Bipolar and coupled with EPROM, becomes a viable alternative to bipolar PROMs from a performance point-ofview. In the arena of programming, EPROM has some significant advantages over fuse technology. EPROM cells are programmed by injecting charge on an isolated gate which permanently turns off the transistor. This mechanism can be reversed by irradiating the device with ultraviolet light. The fact that programming can be erased, totally changes the testing and programming situation and philosophy. All cells can be programmed during the manufacturing process and then erased prior to packaging and subsequent shipment. While these cells are programmed, the performance of each cell in the memory can be tested allowing the shipment of devices that program every time, and will perform as specified when programmed. In addition when these devices are supplied in a windowed package they can be programmed and erased indefinitely providing the designer a RE-PROGRAMMABLE PROM for development.

Programmable Technology

EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation and when charged with electrons, the transistor is permanently turned off. When uncharged (the transistor is unprogrammed) the device may be turned on and off normally

with the control gate. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device repeatedly if necessary to assure programming function and performance.

Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor, biasing it off.

Differential Memory Cells

In the 4K (CY7C225); 8K (CY7C235, CY7C281, CY7C282); and 16K (CY7C245, CY7C291, CY7C292) CMOS PROMs, Cypress employs a differential memory cell and sense amplifier technique. Higher density devices such as the 7C261, 7C263, 7C264 or 7C269 64K PROMs employ a single ended Cell and sense amplifier technique similar to the approach used in more conventional EPROMs.

In a conventional high density EPROM a single EPROM transistor is used to switch the input to one side of a differential sense amplifier. The other side of the sense amplifier is biased at an intermediate level with a dummy cell. An unprogrammed EPROM transistor will conduct and drive the sense amplifier to a logic "0". A programmed EPROM transistor will not conduct, and consequently drives the sense amplifier to a logic "1". A conventional EPROM cell therefore is delivered with a specific state "0" or "1" in it depending on the number of inversions after the sense amplifier and can always be programmed to the opposite state. Access time in this conventional approach is heavily dependent on the time the selected EPROM transistor takes to move the input of the sense amplifier from a quiescent condition to the threshold that the dummy cell is biasing the second input to the sense amplifier. This bias is several volts, and requires a significant delay before the sense amplifier begins to react.

Cypress PROMs employ a true differential cell approach, with EPROM cells attached to both inputs of the sense amplifier. As indicated above, the read transistor which is optimized for speed is actually the transistor attached to the sense amplifier. In the erased state, both EPROM transistors conduct when selected eccentrically biasing the input of the sense amplifier at the same level. If the inputs were at identical levels, the output of the sense amplifier would be in a mestastable condition or, neither a "1" nor "0". In actual practice the natural bias and high gain of the sense amplifier combine to cause the output to favor one or the other stable conditions. The difference between the two conditions is however only a few millivolts and the memory cell should be considered to contain neither a "1" nor a "0". As a result of this design approach, the memory cell must be programmed to either a "1" or a "0" depending on the desired condition and the conventional BLANK



PROM Programming Information (Continued)

CHECK mechanism is invalid. The benefit of the approach however is that only a small differential signal from the cell begins the sense amplifier switching and the access time of the memory is extremely fast.

Single Ended Memory Cells

Although a more conventional approach, single ended memory cells and sensing techniques offer a superior tradeoff between die size and performance than the differential cell for devices of 64K densities and above. The Single ended technique employed by Cypress uses a dummy cell for the reference voltage thus providing a reference that tracks the programmed cell in process related parameters, power supply and temperature induced variations. The Memory cell used is a second generation two transistor cell derived from earlier work at the 16K density level. It has an optimized READ transistor that is matched to the sense amplifier, and a second transistor optimized for programming. The floating gates of the two transistors that make up a memory cell are connected electrically so that the charge programmed onto one device controls the threshold of the second transistor.

Unlike the differential memory approach, the erased single ended device contains all "0"s and on the the ones are programmed. Therefore a "1" on the data pins during programming causes a "1" to be programmed into the addressed location.

Programming Algorithm Byte Addressing and Programming

All Cypress CMOS PROMs are addressed and programmed on a byte basis unlike the bipolar products that they replace. The address lines used to access the memory in a read mode are the same for programming, and the address map is identical. The information to be programmed into each byte is presented on the data out pins during the programming operation and the data is read from these same pins for verification that the byte has been programmed.

Blank Check for Differential Cells

Since a differential cell contains neither a "1" nor a "0" before it is programmed, the conventional BLANK CHECK is not valid. For this reason, all Cypress CMOS PROMs contain a special BLANK CHECK mode of operation. Blank check is performed by separately examining the "0" and "1" sides of the differential memory cell to determine whether either side has been independently programmed. This is accomplished in two passes one comparing the "0" side of the differential cell against a reference voltage applied to the opposite side of the sense amplifier and then repeating this operation for the "1"s side of the cell. The modes are called BLANK CHECK ONES, and BLANK CHECK ZEROS. These modes are entered by the application of a supervoltage to the device.

Blank Check for Single Ended Cells

Single ended cells BLANK CHECK in a conventional manner. An erased device contains all "0"s and a programmed call will contain a "1". Cypress PROMs that use the single ended approach provide a specific mode to perform the BLANK CHECK which also provides the verify

function. This makes the need to switch high voltages unnecessary during the program verify operation. See specific data sheets for details.

Programming the Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ and a WRITE pin in the programming mode. These are active low signals and cause the data on the output pins to be written into the addressed memory location in the case of the WRITE signal or read out of the device in the case of the READ signal. When both the READ and WRITE signals are high, the outputs are disabled and in a high impedance state. Programming therefore is accomplished by placing data on the output pins, and writing it into the addressed location with the WRITE signal. Verification of data is accomplished by reading the information on the output pins while the READ signal is active.

The timing for actual programming is supplied in the unique programming specification for each device.

Special Features

Depending on the specific CMOS PROM in question, additional features that require programming may be available to the designer. Two of these features are a Programmable INITIAL BYTE and Programmable SYNCHRONOUS/ASYNCHRONOUS ENABLE available in some of the registered devices. Like programming the array, these features make use of EPROM cells and are programmed in a similar manner, using supervoltages. The specific timing and programming requirements are specified in the data sheet of the device employing the feature.

Programming Support

Programming support for Cypress CMOS PROMs is available from a number of programmer manufacturers, some of which are listed below.

Data I/O Corporation 10525 Willows Rd. N.E. P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444

Cypress	Generic		y Code	Revision
Part Number	Part Number	and F	Pinout	I CVISION
CY7C225	27825	F0	В6	V12
CY7C235	27S35	FO	B 5	V09
CY7C245	27S45A	FO	B 0	V09
CY7C261/3/4	27S49	EF	31	V11
CY7C281/2	27S281/181	EE	B4	V09
CY7C291/2	27S291/191	EE	\mathbf{AF}	V09





$PROM\ Programming\ Information\ ({\tt Continued})$

Stag Microsystems 1600 Wyatt Dr. Santa Clara, CA 95054 (408) 988-1118

Stag PPZ Zm2000					
Cypress Part Number	Generic Part Number	Family Code and Pinout	Revision		
CY7C225	27S25		Rev 21		
CY7C235	27S35	Menu	Rev 21		
CY7C245	27S45A	Driven	Rev 24		
CY7C281/2	27S281/181	Driven R	Rev 21		
CY7C291/2	27S291/191		Rev 21		

Cypress Semiconductor, Inc. 3901 North First St. San Jose, CA 95134 (408) 943-2600

Cypress CY3000 QuickPro Rev. PROM 2.10				
Cypress Part Number	Generic Part Number	Family Code and Pinout		
CY7C225				
CY7C235				
CY7C245				
CY7C261/3/4	Menu	Menu		
CY7C268	Driven	Driven		
CY7C269				
CY7C281/2				
CY7C291/2				

	PRODUCT ENTRY INFORMATION	. [
	STATIC RAMS	2
	PROMS =	3
	EPLDS ====================================	4
_	LOGIC	5
	RISC =	6
	MODULES	7
	ECL =	8
	MILITARY	9
	BRIDGEMOS ====================================	10
	QUICKPRO	11
	PLD TOOLKIT	12
	QUALITY AND ELIABILITY	13
	APPLICATION BRIEFS	14
	PACKAGES ======	15



Section Contents

nable Logic Devices) Page Number4-1
tion
R8, 16R6, 16R4 Reprogrammable CMOS PAL® Device
1-10 1-10
P F To Talala an out of g



Introduction to CMOS EPLDs

Cypress EPLD Family Features

Cypress Semiconductor's EPLD family offers the user the next generation in Erasable Programmable Logic Devices (EPLD) based on our high performance 0.8μ CMOS process. These devices offer the user the power saving of a CMOS-based process, with delay times equivalent to those previously found only in bipolar devices. No fuses are used in Cypress' EPLD family, rather all devices are based on an EPROM cell to facilitate programming. By using an EPROM cell instead of fuses, programming yields of 100% can be expected since all devices are functionally tested and erased prior to packaging. Therefore, no programming yield loss can be expected by the user.

The EPROM cell used by Cypress serves the same purpose as the fuse used in most bipolar PLD devices. Before programming, the AND gates or Product Terms are connected via the EPROM cells to both the true and complement inputs. When the EPROM cell is programmed, the inputs from a gate or Product Term are disconnected. Programming alters the transistor threshold of each cell so that no conduction can occur, which is equivalent to disconnecting the input from the gate or Product Terms. This is similar to "blowing" the fuses of a bipolar device which disconnects the input gate from the Product Term. Selective programming of each of these EPROM cells enables the specific logic function to be implemented by the user.

The programmability of Cypress' EPLDs allows the users to customize every device in a number of ways to implement their unique logic requirements. Using EPLDs in place of SSI or MSI components results in more effective utilization of boardspace, reduced cost and increased reli-

ability. The flexibility afforded by these EPLDs allows the designer to quickly and effectively implement a number of logic functions ranging from random logic gate replacement to complex combinatorial logic functions.

The EPLD family implements the familiar "sum of products" logic by using a programmable AND array whose output terms feed a fixed OR array. The sum of these can be expressed in a Boolean transfer function and is limited only by the number of product terms available in the AND-OR array. A variety of different sizes and architectures are available. This allows for more efficient logic optimization by matching input, output and product terms to the desired application.

EPLD Notation

To reduce confusion and to have an orderly way of representing the complex logic networks, logic diagrams are provided for the various part types. In order to be useful, Cypress logic diagrams employ a common logic convention that is easy to use. Figure 1 shows the adopted convention. In Figure 1, an "x" represents an unprogrammed EPROM cell that is used to perform the logical AND operation upon the input terms. The convention adopted does not imply that the input terms are connected on the common line that is indicated. A further extension of this convention is shown in Figure 2 which shows the implementation of a simple transfer function. The normal logic representation of the transfer function logic convention is shown in Figure 3.




Figure 1




Figure 2




Figure 3



Introduction to CMOS EPLDs (Continued)

PLD Circuit Configurations

Cypress EPLDs have several different output configurations that cover a wide spectrum of applications. The available output configurations offer the user the benefits of both lower package counts and reduced costs when used. This approach allows the designer to select a PLD that best fits the needs of his application. An example of some of the configurations that are available are listed below.

Programmable I/O

Figure 4 illustrates the programmable I/O offered in the Cypress EPLD family which allows product terms to directly control the outputs of the device. One product term is used to directly control the three-state output buffer, which then gates the summation of the remaining terms to the output pin. The output of this summation can be fed back into the PLD as an input to the array. This programmable I/O feature allows the PLD to drive the output pin when the three-state output is enabled or, the I/O pin can be used as an input to the array when the three-state output is disabled.

Registered Outputs with Feedback

Figure 5 illustrates the registered output offered on a number of the Cypress EPLDs which allow any of these circuits to function as a state sequencer. The summation of the product terms is stored in the D-type output flip-flop on the rising edge of the system clock. The Q output of the flip-flop can then be gated to the output pin by enabling the three-state output buffer. The output of the flip-flop can also be fed back into the array as an input term. The output feedback feature allows the PLD to remember and then alter its function based upon that state. This circuit can be used to execute such functions as counting, skip, shift and branch.

Programmable Macro Cell

The Programmable Macro Cell, illustrated in Figure 10, provides the capability of defining the architecture of each output individually. Each of the potential outputs may be specified to be "REGISTERED" or "COMBINATORI-AL". Polarity of each output may also be individually selected allowing complete flexibility of output configuration. Further configurability is provided through "ARRAY" configurable "OUTPUT ENABLE" for each potential output. This feature allows the outputs to be reconfigured as inputs on an individual basis or alternately used as a bidirectional I/O controlled by the programmable array.

Buried Register Feedback

A number of Cypress EPLDs provide registers which may be "buried" or "hidden" to create registers for state machine implementation without sacrificing the use of the associated device pin. The device pin normally associated with the register may still be used as a device input. The proprietary CY7C330 Reprogrammable Synchronous State Machine macrocell illustrates, in Figure 6, the use of buried registers with provision for saving the I/O pin for use as an input. If the feedback path is selected by the feedback multiplexer, the \overline{Q} of the register is fed back to the array as an input. The I/O pin can still be routed to the array as an external input by use of a special multiplexer shown in Figure 7 provided for that purpose for each of the six macrocell pairs. A special configuration bit, C3, selects the input register output from one of the I/O pins of the pair of macrocell I/O pins which is to be fed to the array as an external input. By proper placement of buried register configured I/O macrocells adjacent to I/O macrocells used as normal registered outputs without feedback, maximum use of the buried macrocell I/O pins for inputs can be achieved. The CY7C330 also contains four dedicated buried or hidden registers with no external output, illustrated in Figure 8, which are used as additional state register resources for creation of high performance state machines.

Asynchronous Register Control

Cypress also offers EPLDs which may be used in asynchronous systems in which register clock, set and reset are controlled by the outputs of the product term array. The clock signal is created by the processing of external inputs and/or internal feedback by the logic of the product term array which is then routed to the register clock. The register set and reset are similarly controlled by product term outputs and can be triggered at any time independent of the register clock in response to external and/or feedback inputs processed by the logic array. The proprietary CY7C331 Asynchronous Registered EPLD, for which the I/O macrocell is illustrated in Figure 9, is an example of such a device. The register clock, set and reset functions of the CY7C331 are all controlled by product terms and enable their respective functions dependent only on input signal timing and combinatorial delay through the device logic array.

Input Register Cell

Other Cypress EPLDs provide input register cells which allow capture for processing of short duration inputs which would not otherwise be present at the inputs for sufficient time to allow the device to respond. Both the proprietary CY7C330 Reprogrammable Synchronous State Machine and the proprietary CY7C332 Combinatorial EPLD provide these input register cells which are shown in Figure 11. The clock for the input register may be provided from one of two external clock input pins selectable by a configuration bit, C4, dedicated for this purpose for each input register. This choice of input register clock allows signals to be captured and processed from two independent system sources each controlled by its own independent clock. These input register cells are provided within I/O macrocells, as well as, for dedicated input pins.

0024-4

0024-5

0024-7






Figure 4. Programmable I/O




Figure 5. Registered Outputs with Feedback

PIN 14-CO OUTPUT OUTPUT ENABLE (OE) **ENABLE** MUX GLOBAL SYNCHRONOUS SET STATE REGISTER PIN PRODUCT **TERMS** GLOBAL SYNCHRONOUS RESET MACRO CELL INPUT OR FEEDBACK TO LOGIC ARRAY INPUT REGISTER Č1 FEEDBACK MUX MACRO CELL INPUT CLOCK C2 MUX TO SHARED + INPUT MACRO CELL GLOBAL STATE CLOCKS CK2 CK1 (PIN 3)(PIN 2) REGISTER CLOCK INPUT MUX CLK (PIN 1)

Figure 6. CY7C330 I/O Macro Cell



Introduction to CMOS EPLDs (Continued)




Figure 7. CY7C330 I/O Macro Cell Pair Shared Input MUX




Figure 8. CY7C330 Hidden State Register Macro Cell






Figure 9. CY7C331 Registered Asynchronous Macrocell




Figure 10. Programmable Macro Cell

Introduction to CMOS EPLDs (Continued)




Figure 11. CY7C330 Dedicated Input Cell



Reprogrammable CMOS PAL® C 16L8, 16R8, 16R6, 16R4

Features

- CMOS EPROM technology for reprogrammability
- High performance at quarter power
 - $-t_{PD} = 25 \text{ ns}$
 - $-\mathbf{t_S} = 20 \text{ ns}$
 - $-t_{CO} = 15 \text{ ns}$
 - $-I_{CC} = 45 \text{ mA}$
- · High performance at military temperature
 - $-t_{PD} = 20 \text{ ns}$ $-t_{S} = 20 \text{ ns}$

 - $-t_{CO} = 15 \text{ ns}$ $-t_{CC} = 70 \text{ mA}$
- Commercial and military temperature range


- High reliability
 - Proven EPROM technology >1500V input protection
 - from electrostatic discharge
 - 100% AC/DC tested
- 10% power supply tolerances
- High noise immunity
- Security feature prevents
- pattern duplication - 100% programming and functional testing

Functional Description

Cypress PAL C Series 20 devices are high speed electrically programmable and UV erasable logic devices produced in a proprietary "N" well CMOS EPROM process. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions serving unique requirements.

PALs are offered in 20-pin plastic and ceramic DIP, Plastic SOJ, and ceramic LCC packages. The ceramic package can be equipped with an erasure window; when exposed to UV light, the PAL is erased and can then be reprogrammed.

Before programming, AND gates or PRODUCT TERMS are connected via EPROM cells to both TRUE and COMPLEMENT inputs. Programming an EPROM cell disconnects an INPUT TERM from a PRODUCT TERM. Selective programming of these cells allows a specific logic function to be implemented in a PAL C device. PAL C devices are supplied in four functional configurations, desig-



PAL® is a registered trademark of Monolithic Memories Inc. CYPRESS SEMICONDUCTOR is a trademark of Cypress Semiconductor Corporation.



Functional Description (Continued)

nated 16R8, 16R6, 16R4 and 16L8. These eight devices have potentially 16 inputs and 8 outputs configurable by the user. Output configurations of 8 registers, 8 combinatorial, 6 registers and 2 combinatorial as well as 4 registers and 4 combinatorial are provided by the four functional variations of the product family. All combinatorial outputs on the 16R6 and 16R4 as well as 6 of the combinatorial outputs on the 16L8 may be used as optional inputs. All registered outputs have the \overline{Q} bar side of the register fed back into the main array. The registers are automatically initialized on power up to \overline{Q} output LOW and \overline{Q} output HIGH. All unused inputs should be tied to ground.

All PAL C devices feature a SECURITY function which provides the user protection for the implementation of proprietary logic. When invoked, the contents of the normal array may no longer be accessed in the verify mode. Because EPROM technology is used as a storage mechanism, the content of the array is not visible under a microscope. The PAL C device also contains a PHANTOM ARRAY used for functional and performance testing. The content of this array is always accessible, even when security is invoked.

Cypress PAL C products are produced in an advanced 1.2 micron "N" well CMOS EPROM technology. The use of this proven EPROM technology is the basis for a superior product with inherent advantages in reliability, testability, programming and functional yield. EPROM technology has the inherent advantage that all programmable elements may be programmed, tested and erased during the manufacturing process. This also allows the device to be 100%

functionally tested during manufacturing. An ability to preload the registers of registered devices during the testing operation makes the testing easier and more efficient. The PHANTOM ARRAY and PHANTOM operating mode allow the device to be tested for functionality and performance after it has been packaged. Combining these inherent and designed-in features, an extremely high degree of functionality, programmability and assured AC performance are provided and testing becomes an easy task.

The REGISTER PRELOAD allows the user to initialize the registered devices to a known state prior to testing the device, significantly simplifying and shortening the testing procedure.

The PHANTOM MODE of operation provides a completely separate operating mode where the functionality of the device along with its AC performance may be ascertained. The user need not be encumbered by programmed cells in the normal operating mode. This PHANTOM MODE of operation allows additional input lines to be programmed to operate the PAL C device, exercising the device functionally and allowing AC performance measurements to be made. The PHANTOM MODE of operation acknowledges only the INPUT TERMS shown shaded in the functional block diagrams. Likewise, the normal PHANTOM INPUT TERMS do not exist in the normal mode of operation. During the final stages of manufacturing, some cells in the PHANTOM ARRAY are programmed for final AC and functional testing. These cells remain programmed, and may be used at incoming inspection to verify both functional and AC performance.

Commercial and Industrial Selection Guide

Generic Part	Logic	Output	Outputs		I _{CC} (mA)		I _{CC} (mA)		(ns)	ts	(ns)	tco	(ns)
Number		Enable		L	COM'L/IND	-25	-35	-25	-35	-25	-35		
16 L 8	(8) 7-wide AND-OR-Invert	Programmable	(6) Bidirectional (2) Dedicated	45	70	25	35		_	_	_		
16R8	(8) 8-wide AND-OR	Dedicated	Registered Inverting	45	70			20	30	15	25		
	(6) 8-wide AND-OR	Dedicated	Registered Inverting										
16 R 6	(2) 7-wide AND-OR-Invert	Programmable	Bidirectional	45	70	25	35	20	30	15	25		
	(4) 8-wide AND-OR	Dedicated	Registered Inverting										
16 R 4	(4) 7-wide AND-OR-Invert	Programmable	Bidirectional	45	70	25	35	20	30	15	25		

Military Selection Guide

Generic Part	Logic	Output	Outputs	Icc	t	PD (ne	s)		t _S (ns))	t	CO (ns	s)
Number		Enable		(mA)	-20	-30	-40	-20	-30	-40	-20	-30	-40
16L8	(8) 7-wide AND-OR-Invert	Programmable	(6) Bidirectional (2) Dedicated	70	20	30	40		_	_			_
16R8	(8) 8-wide AND-OR	Dedicated	Registered Inverting	70	_	-	-	20	25	35	15	20	25
	(6) 8-wide AND-OR	Dedicated	Registered Inverting										
16R6	(2) 7-wide AND-OR-Invert	Programmable	Bidirectional	70	20	30	40	20	25	35	15	20	25
	(4) 8-wide AND-OR	Dedicated	Registered Inverting			i							
16 R 4	(4) 7-wide AND-OR-Invert	Programmable	Bidirectional	70	20	30	40	20	25	35	15	20	25



Maximum Ratings

		. For user guidelin	

Storage Temperature -65° C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 20 to Pin 10)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)24 mA
DC Programming Voltage14.0V

UV Exposure	7258 Wsec/cm ²
Static Discharge Voltage (per MIL-STD-883 Method 3015)	>1500V
Latchup Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +75°C	5V ± 10%
Military[7]	-55°C to +125°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)^[6]

Parameters	Description		Test Conditions		Min.	Max.	Units
.,	0	V _{CC} = Min.	$I_{OH} = -3.2 \text{ mA}$	Commercial/Industrial	2.4		.,
V _{OH}	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.4		V
17	0	V _{CC} = Min.	$I_{OL} = 24 \text{ mA}$	Commercial/Industrial		0.4	v
V _{OL}	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	Military]	0.4	_ ' _
V _{IH}	Input HIGH Level	Guaranteed Input Lo	gic HIGH ^[1] Voltage i	for all Inputs	2.0		V
v_{IL}	Input LOW Level	Guaranteed Input Lo	gical LOW[1] Voltage	for all Inputs		0.8	V
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$			-10	10	μA
V _{PP}	Programming Voltage	$I_{PP} = 50 \text{ mA Max.}$			13.0	14.0	v
I_{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT}$	$= 0.5V^{[2]}$			-300	mA
		All Inputs = GND,		"L"		45	mA
I_{CC}	Power Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA}^{[5]}$		COM'L/IND		70	mA
	,	IOUT - OMAISI		MIL		70	mA
I _{OZ}	Output Leakage Current	$V_{CC} = Max., V_{SS} \le$	$V_{OUT} \le V_{CC}$		-100	100	μΑ

Table 1

Parameter	$\mathbf{v}_{\mathbf{x}}$	Output Waveform—Measurement Level
tpXZ(-)	1.5V	V _{OH} 0.5V V _X 0038-26
t _{PXZ} (+)	2.6V	V _{OL} 0.5V 0038-27
t _{PZX} (+)	V _{thc}	V _X 0.5V V _{OH} 0038-28
t _{PZX} (-)	$V_{ m thc}$	V _X 0.5V V _{OL 0038-29}
t _{ER} (-)	1.5V	V _{OH} — V _X 0038-26
t _{ER} (+)	2.6V	ν _{οL} - ν _χ 0038-27
t _{EA} (+)	V _{thc}	V _X 0038-28
t _{EA} (-)	V _{thc}	VxVol. 0038-29



Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	7	
C _{OUT}	Output Capacitance	$V_{\rm IN}=0, V_{\rm CC}=5.0V$	7	pr

Switching Characteristics PAL C 20 Series Over Operating Range [4, 6, 8]

		Con	ımercia	l/Indust	rial			Mil	itary			
Parameters	Description	-2	5	-3	5	-:	20	-	30		4 0	Units
	. **	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input or Feedback to Non-Registered Output 16L8, 16R6, 16R4		25		35		20		30		40	ns
tEA	Input to Output Enable 16L8, 16R6, 16R4		25		35		20		30		40	ns
ter	Input to Output Disable 16L8, 16R6, 16R4		25		35		20		30		40	ns
tpZX	Pin 11 to Output Enable 16R8, 16R6, 16R4		20		25		20		25		25	ns
tPXZ	Pin 11 to Output Disable 16R8, 16R6, 16R4		20		25		20		25		25	ns
tco	Clock to Output 16R8, 16R6, 16R4		15		25		15		20		25	ns
ts	Input or Feedback Setup Time 16R8, 16R6, 16R4	20		30		20		25		35		ns
t _H	Hold Time 16R8, 16R6, 16R4	0		0		0		0		0		ns
tp	Clock Period	35		55		35		45		60		ns
tw	Clock Width	15		20		12		20		25		ns
f _{MAX}	Maximum Frequency		28.5		18		28.5		22		16.5	MHz
Notes:												

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT} = 0.5V$ has been chosen to avoid test problems caused by tester ground degrada-
- 3. Tested initially and after any design or process changes that may affect these parameters.
- Figure 1a test load used for all parameters except tea, ter tpzx and tpxz. Figure 1b test load used for tea, ter, tpzx and tpxz.

R1 337 O

50 pF

- 5. $I_{CC(AC)} = (0.6 \text{ mA/MHz}) \times (\text{Operating Frequency in MHz}) + I_{CC(DC)}$. $I_{CC(DC)}$ is measured with an unprogrammed device.
- 6. See the last page of this specification for Group A subgroup testing information.
- 7. TA is the "instant on" case temperature.

Equivalent to:

OUTPUT O

0038-11

8. The parameters t_{ER} and t_{PXZ} are measured as the delay from the input disable logic threshold transition to $V_{OH} - 0.5V$ for an enabled HIGH output or $V_{OL} + 0.5V$ for an enabled LOW output. Please see Table 1 for waveforms and measurement reference levels.

THÉVENIN EQUIVALENT COMMERCIAL

-O 2.16 V = Vthc 0038-10

0038-12

AC Test Loads and Waveforms




Figure 1a. Commercial

OUTPUT O-

Figure 1b. Commercial




Figure 1c. Military





Figure 1d. Military






Figure 2

0038-13



Switching Waveforms




Figure 3

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PAL C device. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create hole-electron pairs which may cause "blank" check failures or "verify errors" when programming "windowed" parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity x exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating, the exposure would be approximately 35 minutes. The PAL C device needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Programming

PAL C devices are programmed a BYTE at a time using a voltage to transfer electrons to a floating gate. The array programmed is addressed as memory of 256 bytes, using address Tables 5 and 6. These addresses are supplied to the device over Pins 2 through 9. The data to be programmed is supplied on data inputs D0 through D7 (Pins 19 through

12 inclusive). In the unprogrammed state, all inputs are connected to product terms. A "1" on a data line causes a cell to be programmed, disconnecting an INPUT TERM from a PRODUCT TERM. During verify, an unprogrammed cell causes a "1" to appear on the output, while a programmed cell will appear as a "0". Table 4 describes the operating modes of the device and the programming waveforms are described in *Figures 6* through 9. The actual sequence required to program a cell is described in *Figure 5* and applies for programming either standard or phantom portions of the array. The security bit should be programmed using a single 10 ms pulse, and verified per *Figure 9*.




Figure 4. Programming Pin Configuration

DC Programming Parameters Ambient Temperature = 25°C

1 able 2										
Parameter	Description	Min.	Max.	Units	Notes					
V _{PP}	Programming Voltage	13.0	14.0	v						
V_{CCP}	Supply Voltage During Programming	4.75	5.25	v						
V _{IHP}	Programming Input High Voltage	3.0		v						
V_{ILP}	Programming Input Low Voltage		0.4	v						
V _{OH}	Output High Voltage	2.4		v	1					
V _{OL}	Output Low Voltage		0.4	v	1					
Ipp	Programming Supply Current		50	mA						



AC Programming Parameters Ambient Temperature = 25°C

Parameter	Description	Min.	Max.	Units	Notes
tpp	Programming Pulse Width	100	10,000	μs	2
ts	Setup Time	1.0		μs	
tH	Hold Time	1.0		μs	
t _r , t _f	V _{PP} Rise and Fall Time	1.0		μs	2
tyD	Delay to Verify	1.0		μs	
typ	Verify Pulse Width	2.0		μs	
t _D V	Verify to Data Valid	20.0		μs	
t _{DZ}	Verify to High Z		1.0	μs	

Table 4

Pin Name	V _{PP}	PGM/OE	A1	A2	A3	A4	A5	D7-D0	
Pin Number	(1)	(11)	(3)	(4)	(5)	(6)	(7)	(12-19)	Notes
Operating Modes									
PAL	X	х	х	X	X	X	X	Programmed Function	3, 4
Program PAL	Vpp	V _{PP}	X	X	Х	X	X	Data In	3, 5
Program Inhibit	V _{PP}	V _{IHP}	х	X	X	X	X	High Z	3, 5
Program Verify/Blank Check	Vpp	V _{ILP}	X	Х	X	Х	X	Data Out	3, 5, 11
Phantom PAL	X	X	Х	Х	X	V _{PP}	X	Programmed Function	3, 6
Program Phantom PAL	V _{PP}	V _{PP}	х	X	Х	Х	V _{PP}	Data In	3, 7
Phantom Program Inhibit	V _{PP}	V _{IHP}	Х	X	Х	Х	V _{PP}	High Z	3, 7
Phantom Program Verify	V _{PP}	V _{ILP}	X	Х	Х	Х	V _{PP}	Data Out	3, 7
Program Security Bit	V _{PP}	V _{PP}	V _{PP}	х	Х	х	Х	High Z	3, 8
Verify Security Bit	X	Х	Note 9	V _{PP}	X	X	Х	High Z	3
Register Preload	Х	Х	х	Х	V _{PP}	X	X	Data In	3, 10

Notes:

- 1. During verify operation
- 2. Measured at 10% and 90% points
- 3. $V_{SS} < X < V_{CCP}$
- 4. All "X" inputs operational per normal PAL function.
- Address inputs occupy Pins 2 thru 9 inclusive, for both programming and verification see programming address Tables 5 and 6.
- All "X" inputs operational per normal PAL function except that they operate on the function that occupies the phantom array.
- Address inputs occupy Pins 2 thru 9 inclusive, for both programming and verification see programming address Tables 5 and 6. Pin 7

The programmable array is addressed as a basic 256 by 8 memory structure with a duplication of the phantom array located at the same addresses as columns 0, 1, 2 and 3. The ability to address the phantom array as differentiated from the first 4 columns of the normal array is accomplished by taking Pin 7 to Vpp and entering the phantom mode of operation as shown in Tables 4 and 6. In either case, phantom or normal, product terms are addressed in groups of 8 per Table 5. Notice that this is accomplished by modulo 8

- is used to select the phantom mode of operation and must be taken to V_{PP} before selecting phantom program operation with V_{PP} on Pin 1.
- 8. See Figure 8 for security programming sequence.
- 9. The state of Pin 3 indicates if the security function has been invoked or not. If Pin 3 = V_{OL} security is in effect, if Pin 3 = V_{OH} , the data is unsecured and may be directly accessed.
- For testing purposes, the output latch on the 16R8, 16R6 and 16R4
 may be preloaded with data from the appropriate associated output
 line.
- It is necessary to toggle Pin 11 (OE) HIGH during all address transitions while in the Program Verify or Blank Check mode.

selecting every eighth product term starting with 0, 8, 16, 24, 32, 40, 48 and 56 corresponding to PROGRAMMED DATA INPUT on D0 through D7 respectively and incrementing each product term by one until all 64 PRODUCT TERMS are addressed. Each of the INPUT TERMS is addressed 8 times corresponding to the 8 groups of individual product terms addressed before being incremented.



Table 5

				Product 7	Term Addre	sses		-		
В	Binary Address	es								
	Pin Numbers]			. Line I	Number			
(4)	(3)	(2)								
V_{ILP}	V _{ILP}	V _{ILP}	0	8	16	24	32	40	48	56
V _{ILP}	V _{ILP}	V _{IHP}	1	9	17	25	33	41	49	57
V _{ILP}	V _{IHP}	V _{ILP}	2	10	18	26	34	42	50	58
V _{ILP}	V _{IHP}	V _{IHP}	3	11	19	27	35	43	51	59
V _{IHP}	V _{ILP}	V _{ILP}	4	12	20	28	36	44	52	60
V _{IHP}	V _{ILP}	V _{IHP}	5	13	21	29	37	45	53	61
V _{IHP}	V _{IHP}	V _{ILP}	6	14	22	30	38	46	54	62
V _{IHP}	V _{IHP}	V _{IHP}	7	15	23	31	39	47	55	63
			D0	D1	D2	D3	D4	D5	D6	D7
						Programme	d Data Inpu	ıt		

Table 6

Input Term Addresses									
Input	Binary Addresses								
Term	Pin Numbers								
Numbers	(9)	(8)	(7)	(6)	(5)				
0	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}				
1	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}				
2	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}				
3	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}				
4	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}				
5	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}				
6	V _{ILP}	V _{ILP}	V _{IHP}	V_{IHP}	V _{ILP}				
7	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}				
8	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}				
9	V _{ILP}	VIHP	V _{ILP}	V _{ILP}	V _{IHP}				
10	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}				
. 11	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}				
12	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}				
13	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{IHP}				
14	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}				
15	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}				
16	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}				
17	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}				

Input Term Addresses									
Input	Binary Addresses								
Term	Pin Numbers								
Numbers	(9)	(8)	(7)	(6)	(5)				
18	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}				
19	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{IHP}				
20	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}				
21	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}				
22	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}				
23	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}				
24	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}				
25	V _{IHP}	V_{IHP}	V _{ILP}	V _{ILP}	V _{IHP}				
26	V _{IHP}	V_{IHP}	V _{ILP}	V _{IHP}	V _{ILP}				
27	V _{IHP}	V_{IHP}	V _{ILP}	V _{IHP}	V _{IHP}				
28	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}				
29	V _{IHP}	V_{IHP}	V_{IHP}	V _{ILP}	V _{IHP}				
30	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}				
31	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}				
P0	V _{ILP}	V _{ILP}	V _{PP}	Х	Х				
P1	V _{ILP}	V _{IHP}	V_{PP}	Х	Х				
P2	V _{IHP}	V _{ILP}	V_{PP}	Х	X				
P3	V _{IHP}	V _{IHP}	V _{PP}	X	X				






Figure 5. Programming Flowchart






Figure 6. Programming Waveforms Normal Array




Figure 7. Program Waveforms Phantom Array






Figure 8. Activating Program Security





Figure 9. Verify Program Security




Functional Logic Diagram PAL C 16L8






Functional Logic Diagram PAL C 16R4






Functional Logic Diagram PAL C 16R6







Functional Logic Diagram PAL C 16R8








Typical DC and AC Characteristics


































Ordering Information

t _{PD} (ns)	t _S (ns)	t _{CO} (ns)	I _{CC} (mA)	Ordering Code	Package	Operating Range
20	_		70	PAL C 16L8-20DMB	D6	Military
				PAL C 16L8-20LMB	L61	
				PAL C 16L8-20WMB	W6	
				PAL C 16L8-20KMB	K71	
				PAL C 16L8-20QMB	Q61	
25	_	_	45	PAL C 16L8L-25PC	P5	Commercial
				PAL C 16L8L-25VC	V5	
				PAL C 16L8L-25LC	L61	
				PAL C 16L8L-25WC	W6	. '
			70	PAL C 16L8-25PC/PI	P5	
				PAL C 16L8-25VC/VI	V5	
				PAL C 16L8-25LC	L61	
				PAL C 16L8-25WC/WI	W6	
30			70	PAL C 16L8-30DMB	D6	Military
				PAL C 16L8-30LMB	L61	
				PAL C 16L8-30WMB	W6	
				PAL C 16L8-30KMB	K71	
				PAL C 16L8-30QMB	Q61	
35	_		45	PAL C 16L8L-35PC	P5	Commercial
				PAL C 16L8L-35VC	V5	
				PAL C 16L8L-35LC	L61	
				PAL C 16L8L-35WC	W6	
			70	PAL C 16L8-35PC/PI	P5	
			70	PAL C 16L8-35VC/VI	V5	
				PAL C 16L8-35LC	L61	
				PAL C 16L8-35WC/WI	W6	
40			70	PAL C 16L8-40DMB	D6	Military
40		_	70.	PAL C 16L8-40LMB	L61	1VIIIItai y
				PAL C 16L8-40WMB	W6	
				PAL C 16L8-40KMB	K71	
				PAL C 16L8-40QMB	Q61	
20	20	15	70	PAL C 16R4-20DMB	D6	Military
20	20	13	70	PAL C 16R4-20LMB	L61	Williary
				PAL C 16R4-20LMB	W6	
				PAL C 16R4-20KMB	K71	
- 35		15	45	PAL C 16R4-20QMB	Q61	
25	20	15	45	PAL C 16R4L-25PC	P5	Commercial
				PAL C 16R4L-25VC	V5	
				PAL C 16R4L-25LC	L61	
}			#A	PAL C 16R4L-25WC	W6	
			70	PAL C 16R4-25PC/PI	P5	
				PAL C 16R4-25VC/VI	V5	
				PAL C 16R4-25LC	L61	
				PAL C 16R4-25LC PAL C 16R4-25WC/WI	L61 W6	



Ordering Information (Continued)

t _{PD} (ns)	t _S (ns)	t _{CO} (ns)	I _{CC} (mA)	Ordering Code	Package	Operating Range		
30	25	20	70	PAL C 16R4-30DMB	D6	Military		
		1		PAL C 16R4-30LMB	L61			
				PAL C 16R4-30WMB	W 6			
				PAL C 16R4-30KMB	K71			
				PAL C 16R4-30QMB	Q61			
35	30	25	45	PAL C 16R4L-35PC	P5	Commercial		
				PAL C 16R4L-35VC	V5			
				PAL C 16R4L-35LC	L61			
				PAL C 16R4L-35WC	W 6			
			70	PAL C 16R4-35PC/PI	P5			
				PAL C 16R4-35VC/VI	V5			
				PAL C 16R4-35LC	L61			
				PAL C 16R4-35WC/WI	W6			
40	35	25	70	PAL C 16R4-40DMB	D6	Military		
				PAL C 16R4-40LMB	L61			
		[[PAL C 16R4-40WMB	W6			
				PAL C 16R4-40KMB	K71			
		· .		PAL C 16R4-40QMB	Q61			
20	20	15	70	PAL C 16R6-20DMB	D6	Military		
		1 1		PAL C 16R6-20LMB	L61			
				PAL C 16R6-20WMB	W6			
				PAL C 16R6-20KMB	K71			
				PAL C 16R6-20QMB	Q61			
25	20	15	45	PAL C 16R6L-25PC	P5	Commercial		
				PAL C 16R6L-25VC	V5			
				PAL C 16R6L-25LC	L61			
				PAL C 16R6L-25WC	W6			
			70	PAL C 16R6-25PC/PI	P5			
				PAL C 16R6-25VC/VI	V5			
				PAL C 16R6-25LC	L61			
				PAL C 16R6-25WC/WI	W6			
30	25	20	70	PAL C 16R6-30DMB	D6	Military		
				PAL C 16R6-30LMB	L61			
				PAL C 16R6-30WMB	W6			
				PAL C 16R6-30KMB	K 71			
		}		PAL C 16R6-30QMB	Q61			
35	30	25	45	PAL C 16R6L-35PC	P5	Commercial		
				PAL C 16R6L-35VC	V5			
				PAL C 16R6L-35LC	L61			
				PAL C 16R6L-35WC	W6			
			70	PAL C 16R6-35PC/PI	P5			
				PAL C 16R6-35VC/VI	V5			
				PAL C 16R6-35LC	L61			
		1		PAL C 16R6-35WC/WI	W6			



Ordering Information (Continued)

tPD (ns)	t _S (ns)	t _{CO} (ns)	I _{CC} (mA)	Ordering Code	Package	Operating Range
40	40 35 25	25	70	PAL C 16R6-40DMB	D6	Military
				PAL C 16R6-40LMB	L61	
				PAL C 16R6-40WMB	W6	
				PAL C 16R6-40KMB	K71	
				PAL C 16R6-40QMB	Q61	
_	20	15	70	PAL C 16R8-20DMB	D6	Military
				PAL C 16R8-20LMB	L61	
				PAL C 16R8-20WMB	W6	
				PAL C 16R8-20KMB	K71	
				PAL C 16R8-20QMB	Q61	
_	20	15	45	PAL C 16R8L-25PC	P5	Commercial
				PAL C 16R8L-25VC	V5	
				PAL C 16R8L-25LC	L61	
				PAL C 16R8L-25WC	W6	
			70	PAL C 16R8-25PC/PI	P5	
				PAL C 16R8-25VC/VI	V5	
				PAL C 16R8-25LC	L61	
				PAL C 16R8-25WC/WI	W6	
	25	20	70	PAL C 16R8-30DMB	D6	Military
				PAL C 16R8-30LMB	L61	
				PAL C 16R8-30WMB	W6	
				PAL C 16R8-30KMB	K71	
				PAL C 16R8-30QMB	Q61	
_	30	25	45	PAL C 16R8L-35PC	P5	Commercial
				PAL C 16R8L-35VC	V5	
				PAL C 16R8L-35LC	L61	
				PAL C 16R8L-35WC	W6	
			70	PAL C 16R8-35PC/PI	P5	
				PAL C 16R8-35VC/VI	V5	
				PAL C 16R8-35LC	L61	
				PAL C 16R8-35WC/WI	W6]
_	35	25	70	PAL C 16R8-40DMB	D6	Military
				PAL C 16R8-40LMB	L61	
				PAL C 16R8-40WMB	W6	1
				PAL C 16R8-40KMB	K71	
				PAL C 16R8-40QMB	Q61	1



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL}	1,2,3
I_{IX}	1,2,3
V _{PP}	1,2,3
I _{CC}	1,2,3
I _{OZ}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{PD}	9,10,11
t _{PZX}	9,10,11
tco	9,10,11
ts	9,10,11
t _H	9,10,11

Document #: 38-00001-C



CMOS Generic 20 Pin Programmable Logic Device

Features

- Fast
 - Commercial: $t_{PD} = 12 \text{ ns}$, $t_{CO} = 10 \text{ ns}$, $t_{S} = 12 \text{ ns}$
 - Military: $t_{PD} = 15$ ns, $t_{CO} = 12$ ns, $t_{S} = 15$ ns
- Low power
 - I_{CC} max.: 80 mA, commercial
 I_{CC} max.: 110 mA, military
- Commercial and military temperature range
- User-programmable output cells
 Selectable for registered or
 - combinatorial operation
 - Output polarity control
 - Output enable source selectable from pin 11 or product term


- Generic architecture to replace standard logic functions including: 10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2, 10P8, 12P6, 14P4, 16P2, 16H8, 16L8, 16P8, 16R8, 16R9, 16RP4, 18P8, 16V8
- Eight product terms and one OE product term per output
- CMOS EPROM technology for reprogrammability
- Highly reliable
 - Uses proven EPROM technology
 - Fully AC and DC tested

- Security feature prevents logic pattern duplication
- > 2000V input protection for electrostatic discharge

Functional Description

Cypress PLD devices are high speed electrically programmable Logic Devices. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.

In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be





Selection Guide

Generic Part	I _{CC} (I _{CC} (mA)		t _{PD} (ns) t _S t _C		$t_{\mathbf{S}}$		o
Number	Com	Mil	Com	Mil	Com	Mil	Com	Mil
18G8-12	80		12		12		10	
18G8-15	80	110	15	15	12	15	12	12
18G8-20		110		20		20		15

Functional Description (Continued)

connected to either the true or complement or disconnected from both true and complement inputs.

Cypress PLD C 18G8 uses an advanced 0.8 micron CMOS technology and a proven EPROM cell as the programmable element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.

A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

18G8 Functional Description

The PLD C 18G8 is a generic 20 pin device that can be programmed to logic functions which include but are not limited to: 10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2, 10P8, 12P6, 14P4, 16P2, 16H8, 16L8, 16P8, 16R8, 16R6, 16R4, 16RP8, 16RP6, 16RP4, 18P8, 16V8. Thus, the PLD C 18G8 provides significant design, inventory and programming flexibility over dedicated 20 pin devices. It is executed in a 20 pin 300 mil molded DIP and a 300 mil windowed Cerdip. It provides up to 18 inputs and 8 outputs. When the windowed CERDIP is exposed to UV light, the 18G8 is erased and then can be reprogrammed.

The Programmable Output Cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with "REGISTERED" or "COMBINATORIAL" outputs, "ACTIVE HIGH" or "ACTIVE LOW" outputs, and "PRODUCT TERM" or "PIN 11" generated output enables. Four Architecture Bits determine the configurations as shown in Table 1. A total of sixteen different configurations are possible. The default or unprogrammed state is REGISTERED/ACTIVE/LOW/Pin 11 OE. The entire Programmable Output Cell is shown in Figure 1.

The architecture bit 'C1' controls the REGISTERED/COMBINATORIAL option. In either "COMBINATO-RIAL" or "REGISTERED" configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In either "REGISTERED" or "COMBINATORIAL" configuration, the output of the register may be fed back to the array. This allows the creation of control-state machines by

providing the next state. The register is clocked by the signal from Pin 1. The register is initialized on power up to Q output LOW and \overline{Q} output HIGH.

In both the Combinatorial and Registered configurations, the source of the "OUTPUT ENABLE" signal can be individually chosen with architecture bit 'C2'. The OE signal may be generated within the array, or from the external OE pin (Pin 11). The Pin 11 allows direct control of the outputs, hence having faster enable/disable times.

Each output cell can be configured for "OUTPUT PO-LARITY". The output can be either Active HIGH or Active LOW. This option is controlled by architecture bit

Along with this increase in functional density, the Cypress PLD C 18G8 provides lower power operation through the use of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. The phantom array allows the 18G8 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PLD C 18G8 at incoming inspection before committing the device to a specific function through programming.

Programmable Output Cell




Figure 1



Maximum Ratings

(1 100 to 11 111011 the aberes 1110 t	and on impaired, I or door Barder
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Supply Voltage to Ground Po	tential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outpoin High Z State	its0.5V to +7.0V
DC Input Voltage	$-3.0V$ to $+7.0V$

Static Discharge Voltage (per MIL-STD-883 Method 3015)	>2001V
Latchup Current	200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +75°C	5V ±5%
Military ^[7]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)[7]

Parameters	Description	Test (Min.	Max.	Units		
V _{OH} Output HIGH Voltage		$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA}$ Commerce		2.4		v
VOH.	Output IIIOII Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.4		,
v_{OL}	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 24 \text{ mA}$	Commercial		0.5	v
Output LOW Voltage		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	Military		0.5	'
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH[1] Voltage for all Inputs					v
V_{IL}	Input LOW Level	Guaranteed Input Logical LO		0.8	v		
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$	-10	10	μΑ		
V _{PP}		Programming Voltage @ I _{PP} = 50 mA Max.				13.0	v
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.5V^{[2]}$				-90	mA
I_{CC}	Power Supply Current	$0 \le V_{IN} \le V_{CC}$ Commercial				80	mA
Fower Supply Current		$V_{CC} = Max., I_{OUT} = 0 mA$	Military			110	IIIA.
I _{OZ}	Output Leakage Current	$V_{CC} = Max., V_{SS} \le V_{OUT} \le V_{CC}$				40	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5 .	pF
C _{OUT}	Output Capacitance	$V_{\rm IN} = 2.0 \text{V}, V_{\rm CC} = 5.0 \text{V}$	8	pı.

AC Test Loads and Waveforms (Commercial)





Figure 2a

Figure 2b

Equivalent to: THÉVENIN EQUIVALENT (Commercial)

Equivalent to: THÉVENIN EQUIVALENT (Military)



136Ω OUTPUT O 2.13V

0139-5

0139-6



Configuration Table^[8]

Table 1

C ₃	C ₂	C ₁	C ₀	Configuration	
0	0_	0	0	Active LOW, Registered Mode, Registered Feedback, Pin 11 OE	
0	0	0	1	Active HIGH, Registered Mode, Registered Feedback, Pin 11 OE	
0	0	1	0	Active LOW, Combinatorial Mode, Registered Feedback, Pin 11 OE	
0	0	1	1	Active HIGH, Combinatorial Mode, Registered Feedback, Pin 11 OE	
0	1	0	0	Active LOW, Registered Mode, Registered Feedback, Product Term OE	
0	1	0	1	Active HIGH, Registered Mode, Registered Feedback, Product Term OE	
0	1	1	0	Active LOW, Combinatorial Mode, Registered Feedback, Product Term OE	
0	1	1	1	Active HIGH, Combinatorial Mode, Registered Feedback, Product Term OE	
1	0	0	0	Active LOW, Registered Mode, Pin Feedback, Pin 11 OE	
1	0	0	1	Active HIGH, Registered Mode, Pin Feedback, Pin 11 OE	
1	0	1	0	Active LOW, Combinatorial Mode, Pin Feedback, Pin 11 OE	
1	0	1	1	Active HIGH, Combinatorial Mode, Pin Feedback, Pin 11 OE	
1	1	0	0	Active LOW, Registered Mode, Pin Feedback, Product Term OE	
1	1	0	1	Active HIGH, Registered Mode, Pin Feedback, Product Term OE	
1	1	1	0	Active LOW, Combinatorial Mode, Pin Feedback, Product Term OE	
1	1	1	1	Active HIGH, Combinatorial Mode, Pin Feedback, Product Term OE	

Switching Characteristics PLD C 18G8 Over Operating Range [4, 9]


		_	Comn	nercial		Military				
Parameters	Description	-12		-15		15		-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input or Feedback to Non-Registered Output		12		15		15		20	ns
t _{EA}	Input to Output Enable		12		15		15		20	ns
ter	Input to Output Disable		12		15		15		20	ns
t _{PZX}	Pin 11 to Output Enable		10		12		12		15	ns
tPXZ	Pin 11 to Output Disable		10		10		10		15	ns
tco	Clock to Output		10		12		12		15	ns
ts	Input or Feedback Setup Time	12		12		15		20		ns
tH	Hold Time	0		0		0		0		ns
t _P [5]	Clock Period	22		24		27		35		ns
twH	Clock High Time	7		8		9		10		ns
twL	Clock Low Time	8		9		10		11		ns
f _{MAX} [6]	Maximum Frequency	45.5		41.6		37.0		28.6		MHz

Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{\rm OUT}=0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- Figure 2a test load used for all parameters except t_{ER}, t_{PZX} and t_{PXZ}.
 Figure 2b test load used for t_{ER}, t_{PZX} and t_{PXZ}.
- 5. tp, minimum guaranteed clock period is that guaranteed for state machine operation and is calculated from tp = ts + tco. The minimum guaranteed period for registered data path operation (no feedback) can be calculated as the greater of (twH + twL) or (ts + tH).
- 6. f_{MAX} , minimum guaranteed operating frequency, is that guaranteed for state machine operation and is calculated from $f_{MAX} = 1/(t_S + t_{CO})$. The minimum guaranteed f_{MAX} for registered data path operation (no feedback) can be calculated as the lower of $1/(t_{WH} + t_{WL})$ or $1/(t_S + t_H)$.
- 7. TA is the "instant on" case temperature.
- 8. In the virgin or unprogrammed state, a configuration bit location is in the "0" state.
- 9. The parameters t_{ER} and t_{PXZ} are measured as the delay from the input disable logic threshold transition to $V_{OH}-0.5V$ for an enabled HIGH output or $V_{OL}+0.5V$ for an enabled LOW output.



Switching Waveform




Note:

For more information regarding PLD devices, refer to the Application Brief in the Appendix.



Functional Logic Diagram PLD C 18G8





Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
12	PLD C 18G8-12PC	P5	Commercial
	PLD C 18G8-12WC	W6	
	PLD C 18G8-12VC	V5	
	PLD C 18G8-12JC	J61	
15	PLD C 18G8-15PC	P5	Commercial
	PLD C 18G8-15WC	W6	
	PLD C 18G8-15VC	V5	
	PLD C 18G8-15JC	J61	
	PLD C 18G8-15DMB	D6	Military
	PLD C 18G8-15WMB	W6	
	PLD C 18G8-15LMB	L61	
20	PLD C 18G8-20DMB	D6	Military
	PLD C 18G8-20WMB	W6	
	PLD C 18G8-20LMB	L61	

Document #: 38-00080



CMOS Generic 24 Pin Reprogrammable Logic Device

Features

- Fast
 - Commercial: $t_{PD} = 15$ ns, $t_{CO} = 10$ ns, $t_{S} = 12$ ns
 - Military: $t_{PD} = 20$ ns, $t_{CO} = 15$ ns, $t_{S} = 17$ ns
- Low power
 - I_{CC} max.: 70 mA, Commercial
 - ICC max.: 100 mA, Military
- Commercial and military temperature range
- User-programmable output cells
 - Selectable for registered or combinatorial operation
 - Output polarity control
 - Output enable source selectable from pin 13 or product term


- Generic architecture to replace standard logic functions including: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18L4, 20L2 and 20V8
- Eight product terms and one OE product term per output
- CMOS EPROM technology for reprogrammability
- Highly reliable
 - Uses proven EPROM technology
 - Fully AC and DC tested
 - Security feature prevents logic pattern duplication
 - -> 2000V input protection for electrostatic discharge
 - $\pm 10\%$ power supply voltage and higher noise immunity

Functional Description

Cypress PLD devices are high speed electrically programmable Logic Devices. These devices utilize the sum of products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.

In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be connected to either the true or complement or disconnected from both true and complement inputs.

Cypress PLD C 20G10 uses an advanced 0.8 micron CMOS technology and a proven EPROM cell as the pro-





Selection Guide

Generic Part	I_{CC}			t _{PD}		ts		tco		
Number	L	Com/Ind	Mil	Com/Ind	Mil	Com/Ind	Mil	Com/Ind	Mil	
20G10B-15	_	70	_	15	_	12	_	10		
20G10B-20	_	70	100	20	20	_	17	_	15	
20G10B-25	_	_	100		25	_	. 18	_	15	
20G10-25		55	_	25	_	15	_	15		
20G10-30	_		80	_	30		20		20	
20G10-35		55	_	35		30	_	25	_	
20G10-40	T — 1	<u> </u>	80	-	40	_	35	_	25	

Functional Description (Continued)

grammable element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.

A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

20G10 Functional Description

The PLD C 20G10 is a generic 24 pin device that can be programmed to logic functions which include but are not limited to: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18L4, 20L2 and 20V8. Thus, the PLD C 20G10 provides significant design, inventory and programming flexibility over dedicated 24 pin devices. It is executed in a 24 pin 300 mil molded DIP and a 300 mil windowed Cerdip. It provides up to 22 inputs and 10 outputs. When the windowed CERDIP is exposed to UV light, the 20G10 is erased and then can be reprogrammed.

The Programmable Output Cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with "REGISTERED" or "COMBINATORIAL" outputs, "ACTIVE HIGH" or "ACTIVE LOW" outputs, and "PRODUCT TERM" or "PIN 13" generated output enables. Three Architecture Bits determine the configurations as shown in Table 1 and in Figures 2 through 9. A total of eight different configurations are possible, with the two most common shown in Figure 4 and Figure 6. The default or unprogrammed state is REGISTERED/ACTIVE LOW/PRODUCT TERM OE as shown in Figure 2. The entire Programmable Output Cell is shown in Figure 1.

The architecture bit 'C1' controls the REGISTERED/ COMBINATORIAL option. In the "COMBINATORI-AL" configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In the "REGISTERED" configuration, the output of the register is fed back to the array. This allows the creation of control-state machines by providing the next state. The register is clocked by the signal from Pin 1. The register is initialized on power up to Q output LOW and \overline{Q} output HIGH.

In both the Combinatorial and Registered configurations, the source of the "OUTPUT ENABLE" signal can be individually chosen with architecture bit 'C2'. The OE signal may be generated within the array, or from the external OE pin (Pin 13). The Pin 13 allows direct control of the outputs, hence having faster enable/disable times.

Each output cell can be configured for "OUTPUT PO-LARITY". The output can be either Active HIGH or Active LOW. This option is controlled by architecture bit 'CO'.

Along with this increase in functional density, the Cypress PLD C 20G10 provides lower power operation through the use of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. The phantom array allows the 20G10 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PLD C 20G10 at incoming inspection before committing the device to a specific function through programming.

Programmable Output Cell




Figure 1



Configuration Table

	п.	. 1		
. 1	Я	n	le.	

Figure	C ₂	C ₁	C ₀	Configuration
2	0	0	0	Product Term OE/Registered/Active LOW
3	0	0	1 Product Term OE/Registered/Active H	
6	0	1	0	Product Term OE/Combinatorial/Active LOW
7	0	1	1	Product Term OE/Combinatorial/Active HIGH
4	1	0 .	0	Pin 13 OE/Registered/Active LOW
5	1	0	1	Pin 13 OE/Registered/Active HIGH
8	1	1	0	Pin 13 OE/Combinatorial/Active LOW
9	1	1	1	Pin 13 OE/Combinatorial/Active HIGH

Registered Output Configurations




Figure 2. Product Term OE/Active LOW




Figure 4. Pin 13 OE/Active LOW




Figure 3. Product Term OE/Active HIGH




Figure 5. Pin 13 OE/Active HIGH

Combinatorial Output Configurations^[6]






Figure 6. Product Term OE/Active LOW



 $C_2 = 0$ $C_1 = 1$ $C_0 = 1$

Figure 7. Product Term OE/Active HIGH



 $C_2 = 1$ $C_1 = 1$ $C_0 = 1$

Figure 9. Pin 13 OE/Active HIGH



Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.)

(1100VC winon the aseral me may be impaned: 1 of aser galaxy
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to $+125$ °C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to $+7.0V$
DC Input Voltage $\dots -3.0V$ to $+7.0V$
Output Current into Outputs (Low)16 mA
DC Programming Voltage PAL C 22V10B and CG7C323B-A13.0V PAL C 22V10 and CG7C323-A14.0V

Static Discharge Voltage (per MIL-STD-883 Method 3015)	>2001V
Latchup Current	. > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0°C to +75°C	5V ± 10%		
Military ^[8]	-55°C to +125°C	5V ± 10%		
Industrial	-40°C to +85°C	5V ± 10%		

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)^[7]

Parameters	Description	Tes	t Conditions		Min.	Max.	Units
V Output HIGH Voltage		$V_{CC} = Min.$ $I_{OH} = -3.2 \text{ mA}$ COM'L/IND					v
V _{OH}	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.4	l	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output LOW Valtage		V _{CC} = Min.	$I_{OL} = 16 \text{mA}$	COM'L/IND		0.5	v
V _{OL}	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	Military		0.5	, v
V _{IH}	Input HIGH Level	Guaranteed Input Logical HI	2.0		v		
v_{iL}	Input LOW Level	Guaranteed Input Logical LO	W ^[1] Voltage for all In	puts		0.8	v
I _{IX}	Input Leakage Current	$V_{SS} \le V_{IN} \le V_{CC}$	-10	10	μΑ		
I _{SC}	Output Short Circuit Current	$V_{\rm CC} = Max., V_{\rm OUT} = 0.5V^{\dagger}$	2]			-90	mA
			COM'L/IND -15, -2	0		70	
T	Down Samula Comment	$0 \le V_{IN} \le V_{CC}$	COM'L/IND -25, -3	5		55	
I_{CC}	Power Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA$	Military -20, -25			100	mA
			Military -30, -40		80		
I _{OZ}	Output Leakage Current	$V_{CC} = Max., V_{SS} \le V_{OUT} \le$	V _{CC}		-100	100	μA



Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	4	pF
C _{OUT}	Output Capacitance	$V_{\rm IN}=0, V_{\rm CC}=5.0V$	7	, pr

Switching Characteristics PLD C 20G10 Over Operating Range [4, 7]

					Comn	nercia	1						Mil	itary				
Parameters	Description	B-15		В	-20	-	25	-	35	В	20	В	25	-	30	-40		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tpD	Input to Output Propagation Delay ^[15]		15		20		25		35		20		25		30		40	ns
t _{EA}	Input to Output Enable Delay		15		20		25		35		20		25		30		40	ns
t _{ER}	Input to Output Disable Delay[10]		15		20		25		35		20		25		30		40	ns
t _{PZX}	OE Input to Output Enable Delay		12		15		20		25		17		20		25		25	ns
t _{PZX}	OE Input to Output Disable Delay		12		15		20		25		17		20		25		25	ns
tco	Clock to Output Delay ^[15]		10		12		15		25		15		15		20		25	ns
ts	Input or Feedback Setup Time	12		12		15		30		15		18		20		35		ns
t _H	Input Hold Time	0		0		0		0		0		0		0		0		ns
tp	External Clock Period (T _{CO} + t _S)	22		24		30		55		30		33		40		60		ns
twH	Clock Width HIGH[3,9]	8		10		12		17		12		14		16		22		ns
twL	Clock Width LOW[3,9]	8		10		12		17		12		14		16		22		ns
	External Maximum Frequency (1/(t _{CO} + t _S)) ^[11]	45.4		41.6		33.3		18.1		33.3		30.3		25.0		16.6		MHz
	Data Path Maximum Frequency (1/(t _{WH} + t _{WL})) ^[12]	62.5		50.0		41.6		29.4		41.6		35.7		31.2		22.7		MHz
f_{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[13]	66.6		45.4		35.7		20.8		33.3		32.2		28.5		18.1		MHz
t _{CF}	Register Clock to Feedback Input ^[14]		3.0		10		13		18		13		13		15		20	ns

Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degrada-
- 3. Tested initially and after any design or process changes that may affect these parameters.
- Figure 11a test load used for all parameters except t_{ER}, t_{PZX} and t_{PXZ}. Figure 11b test load used for t_{ER}, t_{PZX} and t_{PXZ}. See Figure 10 for waveforms.
- 5. Preliminary specifications.
- Bidirectional I/O configurations are possible only when the combinatorial output option is selected.
- See the last page of this specification for Group A subgroup testing information.
- 8. TA is the "instant on" case temperature.
- 9. Tested by periodically sampling production product.


- 10. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 volts below V_{OH} Min. or a previous low level has risen to 0.5 volts above V_{OL} Max. Please see Figure 10 for enable and disable waveforms and measurement reference levels.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feed back can operate.
- 12. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
- 13. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feed back can operate. This parameter is tested periodically by sampling production product.
- 14. This parameter is calculated from the clock period at f_{MAX} internal (f_{MAX3}) as measured (see note 13 above) minus t_S .
- This specification is guaranteed for all device outputs changing state in a given access cycle.

0053-9




Parameter	$\mathbf{v}_{\mathbf{x}}$	Output Waveform—Measurement Level
tpxz(–)	1.5V	V _{OH} - V _{X 0053-42}
tPXZ(+)	2.6V	V _{OL}
tpzx(+)	V _{thc}	V _X O _{0.5V} V _{OH}
tPZX(-)	V _{thc}	V _X O.5V V _{OL 0053-45}
ter(-)	1.5V	V _{OH} 0.5V V _{X 0053-42}
ter(+)	2.6V	V _{0L} V _X 0053-43
tEA(+)	V _{thc}	V _X V _{OH} 0.55V 0053-44
[†] EA(-)	V _{thc}	V _X 0.5V V _{OL 0053-45}

AC Test Loads and Waveforms (Commercial)



Switching Waveforms




Note:

For more information regarding PLD devices, refer to the Application Brief in the Appendix.



Functional Logic Diagram PLD C 20G10





Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PLD C 20G10. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create hole-electron pairs which may cause "blank" check failures or "verify errors" when programming "windowed" parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating, the exposure would be approximately 35 minutes. The PLD C 20G10 needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Device Programming

The PLD C 20G10 can be programmed on inexpensive conventional PROM/EPROM programmers with appropriate personality or socket adapters and the CY3000 QuickPro programmer. Once the PLD device is programmed, one additional location can be programmed to prohibit logic pattern verification. This security feature gives the user additional protection to safeguard his proprietary logic. This feature is highly reliable and due to EPROM technology it is impossible to visually read the programmed cell locations.

The PLD C 20G10 has multiple programmable functions. In addition to the normal array, a "PHANTOM" array, "TOP and BOTTOM TEST" and a "SECURITY" feature are programmable. The PLD C 20G10 security mechanism, when invoked, prevents access to the "NORMAL" and "TOP/BOTTOM TEST" array. The "PHANTOM" array feature is still accessible, allowing programming and verification of the pattern in the "PHANTOM" array. Functional operation of all other features is allowed regardless of the state of the "SECURITY BIT". In addition, the device contains 10 programmable output cells which are programmed to configure the device functionality for each specific application.

The logic array is divided into a "NORMAL" array and a "PHANTOM" array. The normal array is used to configure the device to perform a specific function as required by the user, and the phantom array is provided as a test array for Cypress' testing the device prior to user programming thus assuring a reliable, thoroughly tested product. The "PHANTOM" array contains four additional columns connected to input pins 2 (TRUE), 7 (INVERTING), 10 (TRUE) and 11 (TRUE). These inputs may be programmed to be connected to all normal product terms. This allows all sense amplifiers and programmable output cells to be exercised for both functionality and performance after assembly and prior to shipment. These features are in addition to the normal array. They do not affect normal operation, allowing the user full programming of the normal array, while allowing the device to be fully tested.

The "TOP TEST" and "BOTTOM TEST" feature, allow connection of all input terms to either pin 23 or 13. These locations may be programmed and subsequently exercised in the "TOP TEST" and "BOTTOM TEST" mode. Like the Phantom array above, this feature has no effect in the normal mode of operation. Cells in the PHANTOM ARRAY, TOP TEST, and BOTTOM TEST areas are programmed at Cypress during the manufacturing operation, and they therefore will be programmed when received in a non-windowed package by the user. Consequently, the user will normally have no need to program these cells.

The architecture bits C₀, C₁ and C₂ are used to configure each programmable output cell individually. Co selects output polarity, C₁ selects the combinatorial or registered mode of operation and C2 selects the source of output enable. If the registered mode of operation is selected, the feedback path is automatically selected to be from the register. In the combinatorial mode the feedback path is automatically selected to be from the I/O pin. In this combinatorial mode, the output from the array may be fed into the array or if the output is deselected using the output enable product term the pin may be used as an external input. There is not a mode where the I/O pin may be used as a combinatorial output or an input pin, while the register is used as a state register. The architecture bits are programmed as a separate item during normal programming. An I/O pin is configured to be an input by programming the output cell into a combinatorial mode and disabling the ouput with the output enable product term.

Pinout

The PLD C 20G10 PROGRAMMING pinout is shown in Figure 13. In the Programming pinout configuration, the device may be programmed and verified for the NORMAL mode of operation and also programmed, verified and operated in PHANTOM and TEST modes. These special modes of operation are achieved through the use of supervoltages applied to certain pins. Care should be exercised when entering and exiting these modes, paying specific attention to both the operating modes as specified in Table 1 and the sequencing of the supervoltages as shown in the timing diagrams.

Programming Pinout




Figure 13



Programming Algorithm

With the exception of the Security bit, all arrays are programmed in a similar manner. The data to be programmed is represented by a "1" or "0" on the I/O pins. A "1" indicates that an unprogrammed location is to be programmed and a "0" indicates that an unprogrammed location is to remain unprogrammed. All locations to be programmed are addressed as row and column locations. Table 2 "Operating Modes" along with Tables 3 through 6 provide the specific address for each addressed location to be programmed along with mode selection information for both programming and operation in the "PHANTOM" and "TEST" modes.

When programming the security bit, a supervoltage on pin 3 is used as data with a programming pulse on pin 13. Verification is controlled with a supervoltage on pins 4 and the data out on pin 3.

20G10 JEDEC Map

The 20G10 JEDEC Map is organized as follows: the EPROM fuses for the product terms and input lines are located between 0000 and 3959 (decimal). The architecture bits are located between locations 3960 and 3989. Location 3960 is the Polarity Bit (CO), location 3961 is the Registered/Combinatorial Bit (C1), and location 3962 is the Output Enable Bit (C2) for output pin 23. Locations 3963, 3964, and 3965 are the architecture bit locations for output pin 22. This pattern repeats for output pins 21, 20, 19, 18, 17, 16, 15, and 14.

Operating Modes

Table 2 describes the operating and programming modes of the PLD C 20G10. The majority of the programming modes function with a PROGRAM, PROGRAM INHIBIT and PROGRAM VERIFY sequence. The exception is the Security Program operation, which shows no program inhibit function. Two timing diagrams are provided for these two different methodologies of programming in Figures 15 & 16. Tables 3 through 6 are used as indicated to provide the individual addresses of the various arrays and cells to be programmed. There are 5 operating modes in addition to the programming modes for the PAL C 22V10.

These provide NORMAL operation, PHANTOM operation, TOP TEST, BOTTOM TEST and a register preload feature for testing.

In the normal operating mode, all signals are TTL levels and the device functions as it is internally programmed in the NORMAL array. In the PHANTOM mode of operation, the device operates logically as a function of the contents of the PHANTOM array. In this mode pins 2, 10 & 11 are non-inverting inputs and pin 7 is an inverting input. The programmable output cells function as they are programmed for normal operation. If the programmable output cells have not yet been programmed, they are in a registered inverting configuration. The PHANTOM mode is invoked by placing a supervoltage Vpp on pin 6. Care should be exercised when entering and leaving this mode that the supervoltage is applied no sooner than 20 ms after the V_{CC} is stable, and removed a minimum of 20 ms before V_{CC} is removed.

TOP and BOTTOM TEST

The TOP TEST and BOTTOM TEST modes are entered and exited in the same manner, with the same concern for power sequencing, but the supervoltage is applied to pins 9 & 10 respectively. In these modes an extra product term controls an output pin. TOP TEST controls pin 23, and BOTTOM TEST controls pin 14. These product terms are controlled by the normal device inputs, and allow testing of all input structures.

Preload

Finally for testing of programmed functions, a preload feature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage Vpp, which puts the output drivers in a high impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A "0" on the I/O pin preloads the register with a "0" and a "1" preloads the register with a "1". The actual signal on the output pin will be the inversion of the input data. The data on the I/O pins is then removed, and pin 8 returned to a normal TTL voltage. Again care should be exercised to power sequence the device properly.



Operating Modes

Table 2

Opera	ating Modes	Pin 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin	Pin 8	Pin 9	Pin 10	Pin 11	Pin 13	Pin 14	Pin 17	Pin 20	Pins 15, 16, 18,	Pin 23
Feature	Function																19, 21 & 22	
Main	Program	VPP											V _{PP}			Data	<u>In</u>	
Array	Program Inhibit	V _{PP}			Tab	le 3				Tab	le 4		V_{IHP}			High	Z	
Product	Program Verify ^[3]	V_{PP}											v_{ILP}			Data (Out	
Output	Program	v_{PP}							V_{IHP}	VIHP	v_{IHP}	V _{PP}	V_{PP}			Data	In	
Enable Product	Program Inhibit	V _{PP}			Tab	le 3			v_{IHP}	VIHP	V _{IHP}	V _{PP}	VIHP			High	Z	
Terms	Program Verify	v_{PP}	l						v_{IHP}	VIHP	V _{IHP}	V _{PP}	V_{ILP}	ļ 		Data (Out	
Top Test,	Program	V _{PP}							V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{PP}	Data In	Data In	Data In	V _{ILP}	Data In
	Program Inhibit	VPP			Tab	le 3			VIHP	VIHP	v_{IHP}	VIHP	v_{IHP}	High Z	High Z	High Z	High Z	High Z
Notes	Program Verify	V _{PP}							VIHP	THP VIHP VIHP VI		VIHP	V _{ILP}	Data Out	Data Out	Data Out	Driven	Data Out
	Program	VPP	VIHP	v_{IHP}	VIHP	V_{IHP}	v_{IHP}	VIHP				V _{PP}	V _{PP}			Data	In	
ture Bits	Program Inhibit	V _{PP}	v_{IHP}	V _{IHP}	VIHP	V _{IHP}	V_{IHP}	VIHP				V _{PP}	V _{IHP}	High Z				
	Program Verify	V _{PP}	VIHP	V _{IHP}	VIHP	VIHP	VIHP		V_{ILP}	V _{ILP} V _{PP}			V_{ILP}	Data Out				
Security	Program	V _{PP}	VILP	V _{PP}	V_{ILP}	v_{ILP}	VILP	V_{ILP}	V_{ILP}	V_{ILP}	V_{ILP}	V_{ILP}	V _{PP}	VILP	V _{ILP}	VILP	V _{ILP}	V _{ILP}
Bit	Verify	VILP	V _{ILP}	Data Out	V _{PP}	v_{ILP}	VILP	VILP	VILP	V_{ILP}	VILP	V _{ILP}	V _{ILP}		Ι	Oriven O	utputs	
-	Normal	CP/I	I	I	I	I	I	I	I	I	I	I	I			I/C	1	
PAL	Phantom	CP/I	I	NA	NA	NA	V _{PP}	I	NA	NA	I	I	NA			Outp	ut	
Mode	Top Test	I	I	I	I	I	I	I	I	VPP	I	I	I			NA		Out
Operation	Bottom Test	I	I	I	I	I	I	I	I	I	V _{PP}	I	I	Out			NA	
	Reg Preload	Notes	NA	NA	NA	NA	NA	NA	V _{PP}	NA	NA	NA	V_{ILP}	,		Data	In	
Phantom	Program	V _{PP}	VILP	VILP			V _{ILP}	Vpp					V _{PP}			Data	In	
Array Product	Program Inhibit	V _{PP}	VILP	V_{ILP}	Tat	le 6	VILP	VPP]	Tab	ole 4		V_{IHP}			High	Z	
Terms	Program Verify	V _{PP}	VILP	V_{ILP}	V _{ILP} V _{PP}						VILP			Data (Out			
Phantom Output	Program	V _{PP}	V _{ILP}	V _{ILP}			V _{ILP}	V _{PP}	VIHP	V _{IHP}	V _{IHP}	V _{PP}	V _{PP}			Data	In	
Enable	Program Inhibit	V _{PP}	V_{ILP}	V_{ILP}	Tat	le 6	VILP	VPP	V_{IHP}	V_{IHP}	V _{IHP}	v_{PP}	V _{IHP}			High	z	
Product Terms Notes:	Program Verify	V _{PP}	V _{ILP}	VIL			V _{ILP}	V _{PP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{PP}	V _{ILP}			Data (Out	

1. DATA IN and DATA OUT for programming Synchronous Set, Asynchronous Reset, TOP TEST and BOTTOM TEST is pro-grammed and verified on the following pins.

Pin 14 = BOTTOM TEST Pin 17 = Synchronous Set Pin 20 = Asynchronous Reset Pin 23 = TOP TEST

2. The preload clock on pin 1 loads the Registers on a LOW going HIGH transition.

3. It is necessary to toggle \overline{OE} (Pin 13) HIGH during all address transitions while in the program verify/blank check mode.



Input Term Addresses

Table 3 is used during the programming and verification of the main array, output enable, asynchronous reset, synchronous preset, TOP and BOTTOM TEST as shown in Table 2.

It provides the addressing for the 44 normal input term columns which are connected with an EPROM transistor to the product terms.

Input Term Addresses

Table 3

1 abie 3											
Input	Pin	Pin	Pin	Pin	Pin	Pin					
Term	2	3	4	5	6	7					
0	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V_{ILP}	V _{ILP}					
1	v_{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	VILP	V _{ILP}					
2	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}					
3	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}					
4	v_{ILP}	V _{ILP}	V _{IHP}	VILP	VILP	V _{ILP}					
5	V _{IHP}	VILP	V _{IHP}	VILP	VILP	V _{ILP}					
6	V_{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}					
7	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}					
8	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}					
9	VILP	V _{ILP}	VILP	VIHP	V _{ILP}	\mathbf{v}_{ILP}					
10	VIHP	VIHP	VILP VILP	VIHP	VILP	VILP					
11	VILP	VIHP	VILP	VIHP	V _{ILP}	VILP					
12	VIHP	VIHP V _{ILP}	VILP VIHP	V _{IHP}	VILP	VILP VILP					
13				VIHP		VILP					
13	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}					
15	V _{ILP}	V _{IHP}	v_{IHP}	V _{IHP}	V _{ILP}	V _{ILP}					
15 16	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}					
10	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V_{IHP}	V _{ILP}					
17	V_{IHP}	V _{ILP}	V _{ILP}	v_{ILP}	v_{IHP}	V _{ILP}					
18	V _{ILP}	V _{IHP}	V _{ILP}	v_{ILP}	V _{IHP}	v_{ILP}					
19	V_{IHP}	V_{IHP}	V _{ILP}	V _{ILP}	V_{IHP}	V_{ILP}					
20	V _{ILP}	V_{ILP}	v_{IHP}	v_{ILP}	V_{IHP}	V _{ILP}					
21	v_{IHP}	V _{ILP}	V_{IHP}	v_{ILP}	V_{IHP}	V_{ILP}					
22	V _{ILP}	V _{IHP}	v_{IHP}	V_{ILP}	v_{IHP}	V_{ILP}					
23	v_{IHP}	$\mathbf{v_{IHP}}$	V_{IHP}	V_{ILP}	V_{IHP}	v_{ILP}					
24	V _{ILP}	V_{ILP}	v_{ILP}	v_{IHP}	V_{IHP}	V_{ILP}					
25	v_{IHP}	V_{ILP}	v_{ILP}	V _{IHP}	V_{IHP}	V_{ILP}					
26	V_{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V_{IHP}	V_{ILP}					
27	v_{IHP}	V_{IHP}	V _{ILP}	V_{IHP}	v_{IHP}	V_{ILP}					
28	V_{ILP}	V _{ILP}	V _{IHP}	$\mathbf{v_{IHP}}$	v_{IHP}	V_{ILP}					
29	V_{IHP}	V_{ILP}	V_{IHP}	V _{IHP}	v_{IHP}	V_{ILP}					
30	V _{ILP}	v_{IHP}	v_{IHP}	V _{IHP}	V_{IHP}	V_{ILP}					
31	V_{IHP}	$\mathbf{v_{IHP}}$	V_{IHP}	V _{IHP}	v_{IHP}	V_{ILP}					
32	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V_{ILP}	v_{IHP}					
33	V _{IHP}	V_{ILP}	V _{ILP}	V_{ILP}	V_{ILP}	V_{IHP}					
34	V _{ILP}	V_{IHP}	V_{ILP}	V_{ILP}	V _{ILP}	v_{IHP}					
35	V _{IHP}	v_{IHP}	V_{ILP}	V _{ILP}	V_{ILP}	v_{IHP}					
36	V_{ILP}	V_{ILP}	V_{IHP}	V _{ILP}	V_{ILP}	V_{IHP}					
37	V_{IHP}	V_{ILP}	V_{IHP}	V_{ILP}	$V_{\rm ILP}$	V_{IHP}					
38	V_{ILP}	V_{IHP}	V_{IHP}	V_{ILP}	$ m V_{ILP}$	V_{IHP}					
39	V_{IHP}	v_{IHP}	V_{IHP}	V_{ILP}	V_{ILP}	v_{IHP}					
40	V _{ILP}	V_{ILP}	V_{ILP}	V_{IHP}	V_{ILP}	v_{IHP}					
41	V _{IHP}	V _{ILP}	v_{ILP}	V _{IHP}	v_{ILP}	v_{IHP}					
42	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	v_{ILP}	V _{IHP}					
43	V _{IHP}	V _{IHP}	V_{ILP}	V_{IHP}	V_{ILP}	V _{IHP}					



Product Term Addresses

Table 4 is used for the programming of the "PHANTOM" and normal array. It provides the addressing for the 8 product terms associated with each input.

Product Term Addresses Table 4

Product Term	Pin 8	Pin 9	Pin 10	Pin 11
0	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}
1	V _{IHP}	VILP	V_{ILP}	V_{ILP}
2	V _{ILP}	v_{IHP}	V_{ILP}	VILP
3	V _{IHP}	V_{IHP}	V_{ILP}	V_{ILP}
4	V _{ILP}	V_{ILP}	V _{IHP}	VILP
5	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}
6	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}
7	V _{IHP}	V _{IHP}	V_{IHP}	VILP

Architecture Bit Addressing

Table 5 provides the addressing for the architecture bits used to control the configuration of the individual Programmable Output Cells. In the unprogrammed state, the Programmable Output Cells are in a registered, active low or inverting configuration with output enable controlled from the product term. They are programmed with a "1" on the pin associated with the Programmable Output Cells and the appropriate address as shown in Table 5. Each architecture bit that is not to be programmed, requires a "0" on the I/O pin associated with the Programmable Output Cells.

Architecture Bit Addressing Table 5

Architecture Bit	Pin 9	Pin 10
Output Polarity C0	V _{ILP}	V _{ILP}
Register/ Combinatorial Output C1	V _{IHP}	V _{ILP}
Product Term/ Pin 13 Output Enable C2	V _{ILP}	V _{IHP}

Phantom Input Term Addressing

Phantom input terms are addressed as columns P0 thru P3 and represent inputs from pins 2, 7, 10 and 11 respectively.

Pin 7 is inverted, and the remaining 3 are normal non-inverting. This PHANTOM array allows the output structures to be tested. They are only present in PHANTOM modes of operation.

Phantom Input Term Addresses

Phantom Input Term	Pin 4	Pin 5
P0	V_{ILP}	V_{ILP}
P1	v_{IHP}	V_{ILP}
P2	V_{ILP}	v_{IHP}
P3	V_{IHP}	V _{IHP}

Programming Flow Chart

The programming flow chart describes the sequence of operations for programming the NORMAL and PHANTOM arrays, the NORMAL and PHANTOM output enable product terms, the set and preset product terms, the Top Test product term, the Bottom Test product term, and the architecture bits. The exact sequencing and timing of the signals is shown in the "Array Programming Timing Diagram".


The logical sequence to program the device is described in detail in the flow chart below, and should be followed exactly for optimum intelligent programming that both minimizes programming time and realizes reliable programming. Particular attention should be paid to the application of V_{CC} prior to V_{PP}, and removal of V_{PP} prior to V_{CC}. See Figure 14 and Table 8 for specific timing and AC requirements. Notice that all programming is accomplished without switching V_{PP} on pin 1 and that after programming and verifying all locations individually, the programmed locations should be verified one final time.

The normal word programming cycle, programs and verifies a word at a time as shown in the programming flow-chart, Figure 13 and timing diagram Figure 14. After all locations are programmed, the flowchart requires a verify of all words. There is no independent timing diagram for this operation, rather Figure 14 also provides the correct timing information for this operation. When performing this verify only operation, eliminate the program portion of the cycle but maintain the setup and hold timing relative to the verify pulse. Under no circumstances should the verify signal be held low and the addresses toggled.

Note that the overprogram pulse in step 10 of the programming flowchart is a variable, "4" times the initial value when programming the NORMAL, PHANTOM, TOP TEST, BOTTOM TEST and OUTPUT ENABLE product terms and "8" times the initial value when programming the ARCHITECTURE BITS.



Programming Flowchart



4-45



Timing Diagrams


Programming timing diagrams are provided for two cases, programming of all cells except the SECURITY BIT and programming the SECURITY BIT.

Array

Programming the NORMAL and PHANTOM arrays and output enables, reset, preset, architecture bits and the top/bottom test features uses the timing diagram in Figure 15. ADDRESS refers to all applicable information in Tables 2 through 6 that is not specifically referenced in the timing diagram. DATA IN is provided on the I/O pins and

DATA OUT is verified on the same pins. A "1" (V_{IHP}) on an I/O pin causes the addressed location to be programmed. A "0" on the I/O pin leaves the addressed location to be unprogrammed. All setup hold and delay times must be met, and in particular the sequence of operations should be strictly followed. During verify only operation it is not acceptable to hold PGM/VFY low and sequence addresses, as it violates address setup and hold times. Proper sequencing of all power and supervoltages is essential, to reliable programming of the device as improper sequencing could result in device damage.

Programming Waveforms



Notes:

For programming OE Product Terms & Architecture bits, Pin 11
 (A9) must go to V_{PP} and satisfy T_{AS} and T_{AN}.

Figure 15

^{1.} Power, Vpp & V_{CC} should not be cycled for each program/verify cycle, but may remain static during programming.



Security Cell

The security cell is programmed independently per the timing diagram in Figure 16, and the information in Table 2. Note again that proper sequencing of power and programming signals is required. Data in is represented as a supervoltage on pin 3 and verified as a TTL signal output on the

same pin. A "0" on pin 3 indicates that the security bit has been programmed, and a "1" indicates that security bit has not been programmed. Security is programmed with a single 50 ms pulse on pin 13. A supervoltage on pin 4 is used to verify security after Vpp has been removed from pin 1.

Programming Waveforms Security Cell




Figure 16



DC Programming Parameters $T_A = 25^{\circ}C$

Table 7

Parameter	Description	Min.	Max.	Units
Vpp for PLD C 20G10B and for CG7C323B-A	Programming Voltage	12.0	13.0	Volts
V _{PP} for PLD C 20G10 and for CG7C323-A	Programming Voltage	13.0	14.0	Volts
V _{CCP}	Supply Voltage During Programming 4.75		5.25	Volts
V _{IHP}	Input HIGH Voltage During Programming			Volts
V _{ILP}	Input LOW Voltage During Programming -3.0 0.4		0.4	Volts
V _{OH}	Output HIGH Voltage	2.4		Volts
V _{OL}	Output LOW Voltage		0.4	Volts
Ірр	Programming Supply Current		40	mA


AC Programming Parameters


Table 8


Parameter	Description	Min.	Max.	Units
T _P	Delay to Programming Voltage	20		ms
T_{DP}	Delay to Program	1		μs
T _{HP}	Hold from Program or Verify	1		μs
$T_{R,F}$	V _{PP} Rise & Fall Time	50		ns
T _{AS}	Address Setup Time	1		μs
T _{AH}	Address Hold Time	1		μs
T _{DS}	Data Setup Time	1		μs
T _{DH}	Data Hold Time	1		μs
Трр	Programming Pulsewidth	0.4	10	ms
T _{SPP}	Programming Pulsewidth for Security	50		ms
T _{DV}	Delay from Program to Verify	2		μs
$T_{ m VD}$	Delay to Data Out		1	μs
T _{VP}	Verify Pulse Width	2		μs
T _{DZ}	Verify to High Z		1	μs





Typical DC and AC Characteristics




























CAPACITANCE (pF)







Ordering Information

t _{PD} (ns)	t _S (ns)	t _{CO} (ns)	I _{CC} (mA)	Ordering Code Package		Operating Range	
15	12	10	70	PLD C 20G10B-15PC/PI	P13	Commercial/	
				PLD C 20G10B-15WC/WI	W14	Industrial	
				PLD C 20G10B-15JC/JI*	J64		
				CG7C323B-A15JC/JI ^[16]	J64		
20	12	12	70	PLD C 20G10B-20PC/PI	P13	Commercial/	
			1	PLD C 20G10B-20WC/WI	W14	Industrial	
				PLD C 20G10B-20JC/JI	J64	1	
			ĺ	CG7C323B-A20JC/JI ^[16]	J64]	
20	15	15	100	PLD C 20G10B-20DMB	D14	Military	
			1	PLD C 20G10B-20WMB	W14		
				PLD C 20G10B-20LMB	L64]	
25	15	15	55	PLD C 20G10-25PC/PI	P13	Commercial/	
					PLD C 20G10-25WC/WI	W14	Industrial
				PLD C 20G10-25JC/J1	J64	1	
				CG7C323-A25JC/J1 ^[16]	J64]	
25	18	15	100	PLD C 20G10B-25DMB	D14	Military	
				PLD C 20G10B-25WMB	W14	Ì	
				PLD C 20G10B-25LMB	L64	1	
30	20	20	80	PLD C 20G10-30DMB	D14	Military	
				PLD C 20G10-30WMB	W14		
				PLD C 20G10-30LMB	L64]	
35	30	25	55	PLD C 20G10-35PC/PI	P13	Tdecember 1	
				PLD C 20G10-35WC/WI	W14		
				PLD C 20G10-35JC/JI	J64		
				CG7C323-A35JC/JI ^[16]	J64		
40	35	25	80	PLD C 20G10-40DMB	D14	Military	
			1	PLD C 20G10-40WMB	W14]	
				PLD C 20G10-40LMB	L64	1	

Note

^{16.} The CG7C323 is the PLDC20G10 packaged in the JEDEC compatible 28 pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The principle difference is in the location of the "no connect" or NC pins.



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH} _	1,2,3
V_{IL}	1,2,3
I_{IX}	1,2,3
V_{PP}	1,2,3
I_{CC}	1,2,3
I _{OZ}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{PD}	7,8,9,10,11
t _{PZX}	7,8,9,10,11
tco	7,8,9,10,11
t _S	7,8,9,10,11
t _H	7,8,9,10,11

Document #: 38-00019-C



Reprogrammable Asynchronous CMOS Logic Device

Features

- Advanced user programmable macro cell
- CMOS EPROM technology for reprogrammability
- Up to 20 input terms
- 10 programmable I/O macro cells
- Output macro cell programmable as combinatorial or asynchronous D-type registered output
- Product term control of register clock, reset and set and output
- Register preload and power-up reset
- Four uncommitted product terms per output macro cell

Fast


- Commercial
 - $t_{PD} = 20 \text{ ns}$ $t_{CO} = 20 \text{ ns}$
 - $t_{SU} = 10 \text{ ns}$
- Military
 - $t_{PD} = 25 \text{ ns}$
 - $t_{CO} = 25 \text{ ns}$
 - $t_{SU} = 15 \text{ ns}$
- Low power
 - $-I_{CC}$ max = 80 mA Commercial
 - $I_{CC} max = 100 mA$ Military
- High reliability
 - Proven EPROM technology
 - >2001V input protection
 - 100% programming and functional testing
- Windowed DIP, windowed LCC, DIP, LCC, PLCC available

Functional Description

The Cypress PLD C 20RA10 is a high performance, second generation programmable logic device employing a flexible macro cell structure which allows any individual output to be configured independently as a combinatorial output or as a fully asynchronous D-type registered output.

The Cypress PLD C 20RA10 provides lower power operation with superior speed performance than functionally equivalent bipolar devices through the use of high performance 0.8 micron CMOS manufacturing technology.

The PLD C 20RA10 is packaged in a 24 pin 300 mil molded DIP, a 300 mil windowed cerdip, and a 28 lead square leadless chip carrier and provides up to 20 inputs and 10 outputs. When the windowed device is exposed UV light, the 20RA10 is erased and then can be reprogrammed.





Macro Cell Architecture

Figure 1 illustrates the architecture of the 20RA10 macro cell. The cell dedicates three product terms for fully asynchronous control of the register set, reset and clock functions, as well as, one term for control of the output enable function.

The output enable product term output is "AND'ed" with the input from pin 13 to allow either product term or hard wired external control of the output or a combination of control from both sources. If product term only control is selected, it is automatically chosen for all outputs since, for this case, the external output enable pin must be tied LOW. The active polarity of each output may be programmed independently for each output cell and is subsequently fixed. Figure 2 illustrates the output enable options available

When an I/O cell is configured as an output, combinatorial only capability may be selected by forcing the set and reset product term outputs to be HIGH under all input conditions. This is achieved by programming all input term programming cells for these two product terms. Figure 3 illustrates the available output configuration options.

An additional four uncommitted product terms are provided in each output macro cell as resources for creation of user defined logic functions.

Programmable I/O

Because any of the 10 I/O pins may be selected as a input, the device input configuration programmed by the user may vary from a total of nine programmable plus ten dedicated inputs (a total of nineteen inputs) and one output down to a ten input, ten output configuration with all ten programmable I/O cells configured as outputs. Each input pin available in a given configuration is available as an input to the four control product terms and four uncom-

mitted product terms of each programmable I/O macro cell that has been configured as an output.

An I/O cell is programmed as an input by tying the output enable pin, pin 13, HIGH or by programming the output enable product term to provide a LOW, thereby disabling the output buffer, for all possible input combinations.

When utilizing the I/O macro cell as an output, the input path functions as a feedback path allowing the output signal to be fed back as an input to the product term array. When the output cell is configured as a registered output, this feed back path may be used to feed back the current output state to the device inputs to provide current state control of the next output state as required for state machine implementation.

Preload and Power-up Reset

Functional testability of programmed devices is enhanced by inclusion of register preload capability which allows the state of each register to be set by loading each register from an external source prior to exercising the device. Testing of complex state machine designs is simplified by the ability to load an arbitrary state without cycling through long test vector sequences to reach the desired state. Recovery from illegal states can be verified by loading illegal states and observing recovery. Preload of a particular register is accomplished by impressing the desired state on the register output pin and lowering the signal level on the preload control pin (pin 1) to a logic LOW level. If the specified preload set up, hold and pulse width minimums have been observed, the desired state is loaded into the register. To insure predictable system initialization, all registers are preset to a logic LOW state upon power up, thereby setting the active LOW outputs to a logic HIGH.




Figure 1. PLD C 20RA10 Macro Cell






Figure 2. Four Possible Output Enable Alternatives for the PLD C 20RA10




Figure 3. Four Possible Macro Cell Configurations for the PLD C 20RA10



Selection Guide

Generic t _{PD} ns		ns	t _{SU} ns t _{CO} ns		I _{CC}	I _{CC} mA		
Part Number	Com	Mil	Com	Mil	Com	Mil	Com	Mil
20RA10-20	20	_	10	_	20	_	80	_
20RA10-25	_	25	_	15	_	25	_	100
20RA10-30	30		15	_	30	_	80	_
20RA10-35		35	_	20	_	35		100

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)
DC Voltage Applied to Outputs in High Z State
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (LOW)16 mA

Static Discharge Voltage>2001V
(per MIL-STD-883 Method 3015)
Latchup Current>200 mA
DC Programming Voltage

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +75°C	5V ± 10%
Military[5]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[6]

Parameters	Description		Test Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min.,	$I_{OH} = -3.2 \text{ mA}$	COM'L	2.4		v
VOH	Output IIIOII Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 8 \text{ mA}$			0.5	v
V_{IH}	Input HIGH Level	Guaranteed Input Log	gical HIGH Voltage for A	ll Inputs[1]	2.0		v
v_{IL}	Input LOW Level	Guaranteed Input Log	gical LOW Voltage for All	Inputs[1]		0.8	v
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}, V$	CC = Max.		-10	10	μΑ
I _{OZ}	Output Leakage Current	$V_{CC} = Max., V_{SS} \le T$	$V_{OUT} \le V_{CC}$		-40	40	μΑ
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = V_{CC}$	= 0.5V[2]		-30	-90	mA
I _{CC}	Power Supply Current	$V_{CC} = Max., V_{IN} =$	GND Outputs Open	COM'L		80	mA
100	Tower Supply Current	TILAN., VIN	G11D Outputs Open	MIL		100	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz$		5	-
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V @ f = 1 MHz$		8	pF

Notes:


- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT}=0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- 4. Figure 4a test load used for all parameters except t_{EA} , t_{ER} , t_{PZX} and t_{PXZ} . Figure 4b test load used for t_{EA} , t_{ER} , t_{PZX} and t_{PXZ} .
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 7. The parameters t_{ER} and t_{PXZ} are measured as the delay from the input disable logic threshold transition to $V_{OH}-0.5V$ for an enabled HIGH output or $V_{OL}+0.5V$ for an enabled LOW output. Please see Table 1 for waveforms and measurement reference levels.



Switching Characteristics PLD C 20RA10 Over Operating Range [4, 6, 7]

			Comn	nercial		Military				
Parameters	Description	-	- 20	_	-30	-	- 25	_	-35	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
tpD	Input or Feedback to Non-Registered Output		20		30		25		35	ns
tEA	Input to Output Enable		25		30		30		35	ns
tER	Input to Output Disable		25		30		30		35	ns
tPZX	Pin 13 to Output Enable		15		20		20		25	ns
tPXZ	Pin 13 to Output Disable		15		20		20	Ĭ	25	ns
tco	Clock to Output		20		30		25		35	ns
tsu	Input or Feedback Setup Time	10		15		15		20		ns
tH	Hold Time	0		5		0		5		ns
tp	Clock Period	30		45		40		55		ns
twH	Clock Width HIGH	13		20		18		25		ns
twL	Clock Width LOW	13		20		18		25		ns
f _{MAX}	Maximum Frequency	33.3		22.2		25.0		18.1		MHz
ts	Input to Asynchronous Set		20		35		25		40	ns
t _R	Input to Asynchronous Reset		25		40		30		45	ns
t _{AR}	Asynchronous Set/Reset Recovery Time	20		30		25		35		ns
twp	Preload Pulse Width	30		35		35		40		ns
tsup	Preload Setup Time	20		25		25		30		ns
t _{HP}	Preload Hold Time	20		25		25		30		ns

AC Test Loads and Waveforms (Commercial)



Equivalent to:

Equivalent to:


THÉVENIN EQUIVALENT (Commercial)


THÉVENIN EQUIVALENT (Military)

OUTPUT O O1.86V = V_{thc}

0118-8

LCC and PLCC Pinouts






0118-22



Table 1

Parameter	V _X	Output Waveform—Measurement Level
t _{PXZ} (-)	1.5V	V _{OH} 0.5V V _{X 0118-23}
t _{PXZ} (+)	2.6V	V _{OL} V _X 0118-24
t _{PZX} (+)	V _{thc}	V _X — V _{OH} 0118-25
t _{PZX} (-)	V _{thc}	V _X 0.5V V _{OL 0118-26}
t _{ER} (-)	1.5V	V _{OH} 0.5V V _{X 0118-23}
t _{ER} (+)	2.6V	V _{OL} V _X 0118-24
t _{EA} (+)	V _{thc}	V _X 0.5V 0118-25
t _{EA} (-)	V _{thc}	V _X 0.5V V _{OL 0118-26}

Switching Waveforms




Preload Switching Waveforms



0118-12



Functional Logic Diagram PLD C 20RA10





Ordering Information

I _{CC} (mA)	tpD (ns)	t _{SU} (ns)	t _{CO} (ns)	Ordering Code	Package	Operating Range
80	20	10	20	PLD C 20RA10-20PC	P13	Commercial
				PLD C 20RA10-20WC	W14	
				PLD C 20RA10-20JC	J64	
100	25	15	25	PLD C 20RA10-25DMB	D14	Military
				PLD C 20RA10-25WMB	W14	
				PLD C 20RA10-25LMB	L64	
				PLD C 20RA 10-25QMB	Q64	
80	30	15	30	PLD C 20RA10-30PC	P13	Commercial
				PLD C 20RA10-30WC	W14	
				PLD C 20RA10-30JC	J64	
100	35	20	35	PLD C 20RA10-35DMB	D14	Military
				PLD C 20RA10-35WMB	W14	
				PLD C 20RA10-35LMB	L64	
		1		PLD C 20RA10-35QMB	Q64	





MILITARY SPECIFICATIONS **Group A Subgroup Testing**

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
v_{IL}	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I_{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{PD}	9,10,11
tPZX	9,10,11
tco	9,10,11
t _{SU}	9,10,11
tH	9,10,11

Document #: 38-00073-A



Reprogrammable CMOS PAL® Device

Features

- Advanced second generation PAL architecture
- Low power
 - 55 mA max "L"
 - 90 mA max standard
 - 120 mA max military
- CMOS EPROM technology for reprogrammability
- Variable product terms
 2 × (8 thru 16) product
 - terms
- User programmable macro cell
 Output polarity control
 - Individually selectable for registered or combinatorial
 - operation
 "15" commercial & industrial
 - 10 ns t_{CO}
 - 10 ns ts
 - 15 ns tpD
 - 50 MHz


- "20" military
 - 15 ns tco
 - 17 ns ts
 - 20 ns tpD
 - 31 MHz
- Up to 22 input terms and 10 outputs
- Enhanced test features
 - Phantom array
 - Top Test
 - Bottom Test
 - Preload
- · High reliability
 - Proven EPROM technology
 - > 2000V input protection
 - 100% programming and functional testing
- Windowed DIP, windowed LCC, DIP, LCC, PLCC available

Functional Description

The Cypress PAL C 22V10 is a CMOS second generation Programmable Logic Array device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and a new concept, the "Programmable Macro Cell".

The PAL C 22V10 is executed in a 24 pin 300 mil molded DIP, a 300 mil windowed Cerdip, a 28 lead square ceramic leadless chip carrier, a 28 lead square plastic leaded chip carrier and provides up to 22 inputs and 10 outputs. When the windowed CERDIP is exposed to UV light, the 22V10 is erased and then can be reprogrammed. The Programmable Macro Cell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified to be "REGISTERED" or "COMBINATORIAL". Polarity of

PAL® is a registered trademark of Monolithic Memories Inc.





Functional Description (Continued)

each output may also be individually selected allowing complete flexibility of output configuration. Further configurability is provided through "ARRAY" configurable "OUTPUT ENABLE" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis or alternately used as a combination I/O controlled by the programmable array.

The PAL C 22V10 features a "VARIABLE PRODUCT TERM" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure the PAL C 22V10 is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unuseable product terms and lower performance.

Additional features of the Cypress PAL C 22V10 include a synchronous PRESET and an asynchronous RESET product term. These product terms are common to all MACRO CELLS eliminating the need to dedicate standard product terms for initialization functions. The device automatically resets on power-up.

The PAL C 22V10 featuring programmable macro cells and variable product terms provides a device with the flexibility to implement logic functions in the 500 to 800 gate array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled through the use of product terms. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macro cell. These macro cells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a


registered mode of operation, the output of the register is fed back into the array providing current status information to the array. This information is available for establishing the next result in applications such as control-statemachines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable macro cell product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.

Along with this increase in functional density, the Cypress PAL C 22V10 provides lower power operation thru the use of CMOS technology, increased testability with a register preload feature and guaranteed AC performance through the use of a phantom array. This phantom array (P_0-P_3) and the "TOP TEST" and "BOTTOM TEST" features allow the 22V10 to be programmed with a test pattern and tested prior to shipment for full AC specifications without using any of the functionality of the device specified for the product application. In addition, this same phantom array may be used to test the PAL C 22V10 at incoming inspection before committing the device to a specific function through programming. PRELOAD facilitates testing programmed devices by loading initial values into the registers.

Configuration Table 1

Registered/Combinatorial								
C ₁	C ₁ C ₀ Configuration							
0	0	Registered/Active Low						
0	1	Registered/Active High						
1	0	Combinatorial/Active Low						
1	1	Combinatorial/Active High						

Macrocell



0023-2



Selection Guide

Generic		I _{CC1} mA		t _{PD} n	s	t _S ns		t _{CO} ns		
Part Number	"L"	Com/Ind	Mil	Com/Ind	Mil	Com/Ind	Mil	Com/Ind	Mil	
22V10B-15		90	_	15		10		10	_	
22V10B-20	_	_	120	_	20	_	17	_	15	
22V10-20		90		20		12		12		
22V10-25	55	90	100	25	25	15	18	15	15	
22V10-30			100		30	_	20	_	20	
22V10-35	55	90		35	_	30		25	_	
22V10-40		_	100		40	-	30		25	

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)
UV Exposure

DC Programming Voltage PAL C 22V10B PAL C 22V10	
Static Discharge Voltage	>2001V
Latchup Current	200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +75°C	5V ± 10%
Military ^[7]	-55°C to +125°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

Electrical Characteristics Over Operating Range^[6]

Parameters	Description		Test Conditions		Min.	Max.	Units
V_{OH1}	Output HIGH Voltage	$V_{CC} = Min.,$	$I_{OH} = -3.2 \text{ mA}$	-3.2 mA COM'L/IND			v
VOHI	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4		\ \ \
V _{OH2}	HIGH Level CMOS Output Voltage ^[3]	$ \begin{array}{c} V_{CC} = Min., \\ V_{IN} = V_{IH} \text{ or } V_{IL} \end{array} I_{OH} = 100 \; \mu A \qquad \qquad V $		V _{CC} -1.0V		v	
V _{OL} Output	Output LOW Voltage	$V_{CC} = Min.,$	$I_{OL} = 16 \text{mA}$	COM'L/IND		0.5	v
	Output DO W Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	MIL		0.5	•
V _{IH}	Input HIGH Level	Guaranteed Input Lo	2.0		v		
V_{IL}	Input LOW Level	Guaranteed Input Lo	gical LOW Voltage for	All Inputs[1]		0.8	v
I_{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}, V_{CC}$	$V_{\rm CC} = Max.$		-10	10	μΑ
I_{OZ}	Output Leakage Current	$V_{CC} = Max., V_{SS} \le$	$V_{OUT} \leq V_{CC}$		-40	40	μΑ
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT}$	= 0.5V[2]		-30	-90	mA
				"L"		55	mA
I _{CC1}	Standby Power	$V_{CC} = Max., V_{IN} =$		90	mA		
-CC: 1	Supply Current	, CC 1720A., VIN		100	mA		
				MIL-20		120	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT}=0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- Figure 1a test load used for all parameters except t_{EA}, t_{ER}, t_{PZX} and t_{PXZ}. Figure 1b test load used for t_{EA}, t_{ER}, t_{PZX} and t_{PXZ}.
- 5. Preliminary specifications.
- 6. See the last page of this specification for Group A subgroup testing information.
- 7. T_A is the "instant on" case temperature.



Capacitance^[3]

Parameters	Description	Test Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz$		5	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V @ f = 1 MHz$		8	pF

Switching Characteristics PAL C 22V10^[4, 6]

		Commercial & Industrial									Military							
Parameters	Description	B-15 -20		20	-:	25	-:	-35 B-20		-25		-30		-40		Unit		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tPD	Input to Output Propagation Delay ^[14]		15		20		25		35		20		25		30		40	ns
teA	Input to Output Enable Delay		15		20		25		35		20		25		25		40	ns
tER	Input to Output Disable Delay ^[9]		15		20		25		35		20		25		25		40	ns
tco	Clock to Output Delay ^[15]		10		12		15		25		15		15		20		25	ns
ts	Input or Feedback Setup Time	10		12		15		30		17		18		20		30		ns
tH	Input Hold Time	0		0		0		0		0		0		0		0		ns
tp	External Clock Period (t _{CO} + t _S)	20		24		30		55		32		33		40		55		ns
twH	Clock Width HIGH[3]	6		10		12		17		12		14		16		22		ns
twL	Clock Width LOW[3]	6		10		12		17		12		14		16		22		ns
f _{MAX1}	External Maximum Frequency (1/(t _{CO} + t _S)) ^[10]	50.0		41.6		33.3		18.1		31.2		30.3		25.0		18.1		MHz
f _{MAX2}	Data Path Maximum Frequency (1/(t _{WH} + t _{WL})) ^[3, 11]	83.3		50.0		41.6		29.4		41.6		35.7	-	31.2		22.7		MHz
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[12]	80.0		45.4		35.7		20.8		33.3		32.2		28.5		20.0		мна
tCF	Register Clock to Feedback Input [13]		2.5		10		13		18		13		13		15		20	ns
t _{AW}	Asynchronous Reset Width	15		20		25		35		20		25		30		40		ns
t _{AR}	Asynchronous Reset Recovery Time	10		20		25		35		20		25		30		40		ns
t _{AP}	Asynchronous Reset to Registered Output Delay		20		25		25		35		25		25		30		40	ns
tspr	Synchronous Preset Recovery Time	10		20		25		35		20		25		30		40		ns
tPR	Power Up Reset Time ^[16]	1.0		1.0		1.0		1.0		1.0		1.0		1.0		1.0		μs



Notes:

- This parameter is sample tested periodically with the device clocked at f_{MAX} external (f_{MAX}) with all registers cycling on each cycle and outputs disabled (in high Z state).
- 9. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 volts below V_{OH} Min. or a previous low level has risen to 0.5 volts above V_{OL} Max. Please see Figure 4 for enable and disable test waveforms and measurement reference levels.
- 10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feed back can operate.
- 11. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
- 12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feed back can operate. This parameter is tested periodically by sampling production product.

13. This parameter is calculated from the clock period at f_{MAX} internal (f_{MAX3}) as measured (see note 12 above) minus t_S.

- 14. This specification is guaranteed for all device outputs changing state in a given access cycle. See Figure 3 for the minimum guaranteed negative correction which may be subtracted from tpD for cases in which fewer outputs are changing state per access cycle.
- 15. This specification is guaranteed for all device outputs changing state in a given access cycle. See Figure 3 for the minimum guaranteed negative correction which may be subtracted from t_{CO} for cases in which fewer outputs are changing state per access cycle.
- 16. The registers in the PAL C 22V10 have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in V_{CC} must be monotonic and the timing constraints depicted in Figure 5 must be satisfied.

INPUT PULSES

AC Test Loads and Waveforms (Commercial)




Figure 1a

Figure 1b

0023-11

Figure 2

0023-12

Equivalent to:

THÉVENIN EQUIVALENT (Commercial)

99Ω OUTPUT O 2.08V = Vthc Equivalent to:

THÉVENIN EQUIVALENT (Military)

136Ω OUTPUT O 2.13V = Vthm

0023-14

Minimum Negative Correction to t_{PD} and t_{CO} vs. Number of Outputs Switching

0023-13




Figure 3

0023-20

Parameter	V_X	Output Waveform—Measurement Level
ter(-)	1.5V	V _{OH} 0.5V V _X 0023-16
ter(+)	2.6V	V _{OL} 0.5V 0023-17
tea(+)	V _{thc}	V _X V _{OH}
tea(-)	$V_{ m the}$	Vx - 0,5V


Figure 4. Test Waveforms

0023-3

0023-21



Switching Waveforms



Power Up Reset Waveforms^[16]





Figure 5





Functional Logic Diagram PAL C 22V10








Typical DC and AC Characteristics


































Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the PAL C 22V10. For this reason, an opaque label should be placed over the window if the device is exposed to sunlight or fluorescent lighting for extended periods of time. In addition, high ambient light levels can create hole-electron pairs which may cause "blank" check failures or "verify errors" when programming "windowed" parts. This phenomenon can be avoided by use of an opaque label over the window during programming in high ambient light environments.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating, the exposure would be approximately 35 minutes. The PAL C 22V10 needs to be placed within 1 inch of the lamp during erasure. Permanent damage may result if the device is exposed to high intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Device Programming

The PAL C 22V10 has multiple programmable functions. In addition to the normal array, a "PHANTOM" array, "TOP and BOTTOM TEST" and a "SECURITY" feature are programmable. The PAL C 22V10 security mechanism, when invoked, prevents access to the "NORMAL" and "TOP/BOTTOM TEST" array. The "PHANTOM" array feature is still accessible, allowing programming and verification of the pattern in the "PHANTOM" array. Functional operation of all other features is allowed regardless of the state of the "SECURITY BIT". In addition, the device contains 10 MACROCELLS which are programmed to configure the device functionality for each specific application.

The logic array is divided into a "NORMAL" array and a "PHANTOM" array. The normal array is used to configure the device to perform a specific function as required by the user, and the phantom array is provided as a test array for Cypress' testing the device prior to user programming thus assuring a reliable, thoroughly tested product. The "PHANTOM" array contains four additional columns connected to input pins 2 (TRUE), 7 (INVERTING), 10 (TRUE) and 11 (TRUE). These inputs may be programmed to be connected to all normal product terms. This allows all sense amplifiers and macrocells to be exercised for both functionality and performance after assembly and prior to shipment. These features are in addition to the normal array. They do not affect normal operation, allowing the user full programming of the normal array, while allowing the device to be fully tested.

The "TOP TEST" and "BOTTOM TEST" feature, allow connection of all input terms to either pin 23 or 13. These locations may be programmed and subsequently exercised in the "TOP TEST" and "BOTTOM TEST" mode. Like the Phantom array above, this feature has no effect in the

normal mode of operation. Cells in the PHANTOM AR-RAY, TOP TEST, and BOTTOM TEST areas are programmed at Cypress during the manufacturing operation, and they therefore will be programmed when received in a non-windowed package by the user. Consequently, the user will normally have no need to program these cells.

The Cypress PAL C 22V10 contains 10 identical MACRO-CELLS which may be individually configured. Each MACROCELL is associated with a single I/O pin and through the architecture bits, each associated pin may be permanently configured as an input, an output or be used as both input and output as a function of the logical function in the array. Each MACROCELL consists of a type "D" latch, an output multiplexer, a feedback multiplexer and a tristatable output driver that is controlled by a unique product term. The clock is common to all MAC-ROCELLS, and comes from pin 1 of the device. Each register also has an asynchronous reset and a synchronous preset. These are each driven by product terms. These product terms are common to all MACROCELLS allowing all registers to either be asynchronously reset or synchronously preset by a logical function in the array. The device is automatically reset at power up. A preload feature allows the registers to be preloaded with any state for test-

The architecture bits C0 and C1 are used to configure each MACROCELL individually. C0 selects the polarity of the output and C1 selects the combinatorial or registered mode of operation. If the registered mode of operation is selected, the feedback path is automatically selected to be from the register. In the combinatorial mode the feedback path is automatically selected to be from the I/O pin. In this combinatorial mode, the output from the array may be fed into the array or if the output is deselected using the output enable product term the pin may be used as an external input. There is not a mode where the I/O pin may be used as a combinatorial output or an input pin, while the register is used as a state register. The architecture bits are programmed as a separate item during normal programming. An I/O pin is configured to be an input by programming the MACROCELL into a combinatorial mode and disabling the ouput with the output enable product term.

Pinout

The PAL C 22V10 PROGRAMMING pinout is shown in Figure 6. In the Programming pinout configuration, the device may be programmed and verified for the NORMAL mode of operation and also programmed, verified and operated in PHANTOM and TEST modes. These special modes of operation are achieved through the use of supervoltages applied to certain pins. Care should be exercised when entering and exiting these modes, paying specific attention to both the operating modes as specified in Table 1 and the sequencing of the supervoltages as shown in the timing diagrams.



Programming Pinout




Figure 6

0023-6

Programming Algorithm

With the exception of the Security bit, all arrays are programmed in a similar manner. The data to be programmed is represented by a "1" or "0" on the I/O pins. A "1" indicates that an unprogrammed location is to be programmed and a "0" indicates that an unprogrammed location is to remain unprogrammed. All locations to be programmed are addressed as row and column locations. Table 1 "Operating Modes" along with Tables 2 through 5 provide the specific address for each addressed location to be programmed along with mode selection information for both programming and operation in the "PHANTOM" and "TEST" modes.

When programming the security bit, a supervoltage on pin 3 is used as data with a programming pulse on pin 13. Verification is controlled with a supervoltage on pins 4 and the data out on pin 3.

Operating Modes

Table 1 describes the operating and programming modes of the PAL C 22V10. The majority of the programming modes function with a PROGRAM, PROGRAM INHIBIT and PROGRAM VERIFY sequence. The exception is the Security Program operation, which shows no program inhibit function. Two timing diagrams are provided for these two different methodologies of programming in Figures 8 & 9. Tables 2 through 5 are used as indicated to

provide the individual addresses of the various arrays and cells to be programmed. There are 5 operating modes in addition to the programming modes for the PAL C 22V10. These provide NORMAL operation, PHANTOM operation, TOP TEST, BOTTOM TEST and a register preload feature for testing.

In the normal operating mode, all signals are TTL levels and the device functions as it is internally programmed in the NORMAL array. In the PHANTOM mode of operation, the device operates logically as a function of the contents of the PHANTOM array. In this mode pins 2, 10 & 11 are non-inverting inputs and pin 7 is an inverting input. The MACROCELLS function as they are programmed for normal operation. If the MACROCELLS have not yet been programmed, they are in a registered inverting configuration. The PHANTOM mode is invoked by placing a supervoltage Vpp on pin 6. Care should be exercised when entering and leaving this mode that the supervoltage is applied no sooner than 20 ms after the V_{CC} is stable, and removed a minimum of 20 ms before V_{CC} is removed.

TOP and BOTTOM TEST

The TOP TEST and BOTTOM TEST modes are entered and exited in the same manner, with the same concern for power sequencing, but the supervoltage is applied to pins 9 & 10 respectively. In these modes an extra product term controls an output pin. TOP TEST controls pin 23, and BOTTOM TEST controls pin 14. These product terms are controlled by the normal device inputs, and allow testing of all input structures.

Preload

Finally for testing of programmed functions, a preload feature allows any or all of the registers to be loaded with an initial value for testing. This is accomplished by raising pin 8 to a supervoltage Vpp, which puts the output drivers in a high impedance state. The data to be loaded is then placed on the I/O pins of the device and is loaded into the registers on the positive edge of the clock on pin 1. A "0" on the I/O pin preloads the register with a "0" and a "1" preloads the register with a "1". The actual signal on the output pin will depend on the output polarity selected when the MACROCELL is programmed. The data on the I/O pins is then removed, and pin 8 returned to a normal TTL voltage. Again care should be exercised to power sequence the device properly.



Operating Modes

Table 1

Oper	ating Modes	Pin	Pin 2	Pin	Pin 4	Pin 5	Pin 6	Pin	Pin 8	Pin 9	Pin 10	Pin 11	Pin 13	Pin 14	Pin	Pin 20	Pins 15, 16, 18,	Pin 23
Feature	Function																19, 21 & 22	
Main	Program	V _{PP}							V _{PP}							Data	[n	
Array	Program Inhibit	V_{PP}]	Table 2						Tab	ole 3		V_{IHP}			High	Z	
Product	Program Verify ^[3]	V _{PP}											V_{ILP}			Data C	Out	
Output	Program	V _{PP}	1						V _{IHP}	V _{IHP}	VIHP	V _{PP}	V _{PP}			Data	[n	
Enable Product	Program Inhibit	V _{PP}			Tab	le 2			VIHP	VIHP	VIHP	V _{PP}	v_{IHP}			High	z	
Terms	Program Verify	V _{PP}							VIHP	V_{IHP}	v_{IHP}	V _{PP}	V_{ILP}			Data C	Out	
Sync Set, Async	Program	V _{PP}							V _{IHP}	V _{IHP}	VIHP	V _{IHP}	V _{PP}	Data In	Data In	Data In	V _{ILP}	Data In
Reset, Top Test,	Program Inhibit	V _{PP}			Tab	le 2			v_{IHP}	V _{IHP}	V_{IHP}	VIHP	VIHP	High Z	High Z	High Z	High Z	High Z
Bottom Test Notes	Program Verify	V _{PP}							V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	Data Out	Data Out	Data Out	Driven	Data Out
Architec-	Program		v_{IHP}	V_{IHP}	VIHP	VIHP	V_{IHP}	v_{IHP}	V_{ILP}			V _{PP}	V _{PP}			Data 1	[n	
ture Bits	Program Inhibit	V _{PP}	VIHP	VIHP	VIHP	V _{IHP}	v_{IHP}	V _{IHP}	V_{ILP}	Tab	le 4	V _{PP}	V _{IHP}	1		High	Z	
	Program Verify	V _{PP}	v_{IHP}	VIHP	VIHP	v_{IHP}	V_{IHP}	VIHP	V_{ILP}			Vpp	VILP	Data Out				
Security	Program	V _{PP}	VILP	V _{PP}	VILP	v_{ILP}	$\overline{v_{ILP}}$	V_{ILP}	v_{ILP}	V_{ILP}	V_{ILP}	V_{ILP}	Vpp	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}
Bit	Verify	VILP	VILP	Data Out	V _{PP}	V _{ILP}	V _{ILP}	VILP	V _{ILP}	V _{ILP}	VILP	V _{ILP}	V _{ILP}		E	Priven O	ıtputs	
	Normal	CP/I	I	I	I	I	I	I	I	I	I	I	I			I/O		
PAL	Phantom	NA	I	NA	NA	NA	V _{PP}	I	NA	NA	I	I	NA			Outpo	ıt	
Mode	Top Test	I	I	I	I	I	I	I	I	V_{PP}	I	I	I			NA		Out
Operation	Bottom Test	I	I	I	I	I	I	I	I	I	V _{PP}	I	I	Out			NA	
	Reg Preload	Notes	NA	NA	NA	NA	NA	NA	V_{PP}	NA	NA	NA	V _{ILP}			Data 1	[n	
Phantom	Program	V _{PP}	VILP	VILP			V _{ILP}	V _{PP}					V _{PP}			Data 1	[n	
Array Product	Program Inhibit	V _{PP}	v_{ILP}	V_{ILP}	Tat	le 5	v_{ILP}	V _{PP}		Tab	ole 3		V _{IHP}			High	z	
Terms	Program Verify	V _{PP}	v_{ILP}	V _{ILP}			v_{ILP}	V _{PP}					V _{ILP}			Data C	Out	
Phantom Output	Program	V _{PP}	VILP	VILP VPP VIHP VIHP VPP VPP			Data 1	[n										
Enable	Program Inhibit	V _{PP}	V_{ILP}	V _{ILP} V _{ILP} Table 5 V _{ILP} V _{PP} V _{IHP} V _{IHP} V _{IHP} V _{PP} V _{IHP} High Z				z										
Product Terms	Program Verify	V _{PP}	V _{ILP}	v_{IL}			V _{ILP}	V _{PP}	V _{IHP}	VIHP	V _{IHP}	V _{PP}	V _{ILP}			Data C	Out	

Notes:

- DATA IN and DATA OUT for programming Synchronous Set, Asynchronous Reset, TOP TEST and BOTTOM TEST is programmed and verified on the following pins.

 - Pin 14 = BOTTOM TEST Pin 17 = Synchronous Set Pin 20 = Asynchronous Reset Pin 23 = TOP TEST

- 2. The preload clock on pin 1 loads the Registers on a LOW going HIGH transition.
- 3. It is necessary to toggle \overline{OE} (Pin 13) HIGH during all address transitions while in the program verify/blank check mode.



Input Term Addresses

Table 2 is used during the programming and verification of the main array, output enable, asynchronous reset, synchronous preset, TOP and BOTTOM TEST as shown in Table 1.

It provides the addressing for the 44 normal input term columns which are connected with an EPROM transistor to the product terms.

Input Term Addresses

Table 2

	T				T	T
Input	Pin	Pin	Pin	Pin	Pin	Pin
Term	2	3	4.	5	6	7
0	V_{ILP}	V_{ILP}	V_{ILP}	V_{ILP}	v_{ILP}	V_{ILP}
1	V_{IHP}	V_{ILP}	V_{ILP}	$V_{ILP}^{}$	V _{ILP}	V _{ILP}
2	V_{ILP}	v_{IHP}	V_{ILP}	V_{ILP}	V _{ILP}	V _{ILP}
3	V_{IHP}	V_{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}
4	v_{ILP}	V_{ILP}	V _{IHP}	VILP	V _{ILP}	V _{ILP}
5	V_{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	VILP	V _{ILP}
6	v_{ILP}	V _{IHP}	V _{IHP}	VILP	VILP	V _{ILP}
7	V _{IHP}	V _{IHP}	V _{IHP}	VILP	VILP	V _{ILP}
8	v_{ILP}	V_{ILP}	V _{ILP}	VIHP	V _{ILP}	V _{ILP}
9	VIHP	V _{ILP}	VILP	V _{IHP}	V _{ILP}	V _{ILP}
10	v_{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}
11	V _{IHP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}
12	V_{ILP}	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	VILP
13	V _{IHP}	V _{ILP}	V _{IHP}	V _{IHP}	VILP	VILP
14	V _{ILP}	VIHP	V _{IHP}	VIHP	VILP	VILP
15	V _{IHP}	v _{IHP}	V _{IHP}	V _{IHP}	VILP	VILP
16	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	VIHP	VILP
17	V _{IHP}	V _{ILP}	VILP	VILP	VIHP	VILP
18	V _{ILP}	VIHP	VILP	VILP	VIHP	VILP
19	VIHP	V _{IHP}	VILP	VILP	VIHP	VILP
20	V _{ILP}	V _{ILP}	VILP	V _{ILP}	VIHP	VILP
21	VILP	VILP	VIHP	VILP VILP	VIHP VIHP	VILP
22	VILP	VILP	VIHP	VILP	VIHP	VILP
23	VILP	VIHP	VIHP	VILP	VIHP	VILP
24	VILP	VILP	VILP	VILP	VIHP VIHP	VILP
25	VILP	V _{ILP}	VILP	VIHP VIHP	VIHP VIHP	VILP
26	VILP	VILP	VILP	VIHP	VIHP	VilP V
27	VILP	VIHP	VILP	VIHP	VIHP VIHP	V _{ILP}
28	VILP	VIHP VILP	VILP	VIHP VIHP	VIHP VIHP	V _{ILP}
29	VILP			V IHP		V _{ILP}
30	VIHP VILP	$egin{array}{c} V_{\mathrm{ILP}} \ V_{\mathrm{IHP}} \end{array}$	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}
31	VILP	VIHP V	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}
32	VIHP VILP	V _{IHP}	V _{IHP}	V _{IHP}	V _{IHP}	v_{ILP}
33		V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}
34	V _{IHP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}
35	V _{ILP}	V _{IHP}	VILP	V _{ILP}	V _{ILP}	V _{IHP}
	V _{IHP}	V _{IHP}	VILP	V _{ILP}	V _{ILP}	V _{IHP}
36 37	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}
38	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}
38	V _{ILP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}
39	V _{IHP}	V _{IHP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}
40	V _{ILP}	V _{ILP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}
41	V _{IHP}	V _{ILP}	V _{ILP}	VIHP	V _{ILP}	V _{IHP}
42 43	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}
43	V _{IHP}	V _{IHP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}



Product Term Addresses

Table 3 is used for the programming of the "PHANTOM" and normal array. It provides the addressing for the up to 16 product terms associated with each input. Notice that the number of product terms varies from 8 to 16 and back to 8 from the top to the bottom output. In Table 3, product term "0" refers to the top product term associated with the MACROCELLS on pins 18 and 19, while address 15 refers to the bottom or last product term associated with the same pins. In the same manner, the 8 product terms associated with pins 14 and 23 are addressed as "0" through "7". The balance of the product terms associated with the remaining I/O pins are addressed as "0" through "10", "12" and "14".

Product Term Addresses

Table 3

Product Term	Pin 8	Pin 9	Pin 10	Pin 11
0	V _{ILP}	VILP	V _{ILP}	V _{ILP}
1	v_{IHP}	V_{ILP}	V _{ILP}	V_{ILP}
2	V_{ILP}	V_{IHP}	V _{ILP}	V_{ILP}
3	V _{IHP}	V _{IHP}	V_{ILP}	V _{ILP}
4	V _{ILP}	V_{ILP}	V _{IHP}	V _{ILP}
5	v_{IHP}	V_{ILP}	v_{IHP}	V _{ILP}
6	V _{ILP}	v_{IHP}	V_{IHP}	V _{ILP}
7	V_{IHP}	V_{IHP}	V_{IHP}	V _{ILP}
8	V_{ILP}	V _{ILP}	V _{ILP}	V _{IHP}
9	V _{IHP}	V _{ILP}	V _{ILP}	V _{IHP}
10	V _{ILP}	V _{IHP}	V _{ILP}	V _{IHP}
11	v_{IHP}	V _{IHP}	VILP	V _{IHP}
12	V _{ILP}	V _{ILP}	V_{IHP}	V_{IHP}
13	V _{IHP}	V _{ILP}	V_{IHP}	v_{IHP}
14	V _{ILP}	V _{IHP}	V _{IHP}	V _{IHP}
15	V _{IHP}	V_{IHP}	V_{IHP}	V_{IHP}

Architecture Bit Addresssing

Table 4 provides the addressing for the architecture bits used to control the configuration of the individual MAC-ROCELLS. In the unprogrammed state, the MACRO-CELLS are in a registered, active low or inverting configuration. They are programmed with a "1" on the pin associated with the MACROCELL and the appropriate address as shown in Table 4. Each architecture bit that is not to be programmed, requires a "0" on the I/O pin associated with the MACROCELL.

Architecture Bit Addresssing

Table 4

Architecture Bit	Pin 9	Pin 10
Output Polarity C0	V _{ILP}	V_{ILP}
Register/ Non-Register Output C1	V _{IHP}	V _{ILP}

Phantom Input Term Addressing

Phantom input terms are addressed as columns P0 thru P3 and represent inputs from pins 2, 7, 10 and 11 respectively. Pin 7 is inverted, and the remaining 3 are normal non-inverting. This PHANTOM array allows the output structures to be tested. They are only present in PHANTOM modes of operation.

Phantom Input Term Addresses

Table 5

Phantom Input Term	Pin 4	Pin 5
P0	V _{ILP}	V _{ILP}
P 1	V_{IHP}	V_{ILP}
P2	V _{ILP}	V_{IHP}
P3	V_{IHP}	v_{IHP}

Programming Flow Chart

The programming flow chart describes the sequence of operations for programming the NORMAL and PHANTOM arrays, the NORMAL and PHANTOM output enable product terms, the set and preset product terms, the Top Test product term, the Bottom Test product term, and the architecture bits. The exact sequencing and timing of the signals is shown in the "Array Programming Timing Diagram".


The logical sequence to program the device is described in detail in the flow chart below, and should be followed exactly for optimum intelligent programming that both minimizes programming time and realizes reliable programming. Particular attention should be paid to the application of V_{CC} prior to V_{PP}, and removal of V_{PP} prior to V_{CC}. See Figure 8 and Table 7 for specific timing and AC requirements. Notice that all programming is accomplished without switching V_{PP} on pin 1 and that after programming and verifying all locations individually, the programmed locations should be verified one final time.

The normal word programming cycle, programs and verifies a word at a time as shown in the programming flow-chart, Figure 7 and timing diagram Figure 8. After all locations are programmed, the flowchart requires a verify of all words. There is no independent timing diagram for this operation, rather Figure 8 also provides the correct timing information for this operation. When performing this verify only operation, eliminate the program portion of the cycle but maintain the setup and hold timing relative to the verify pulse. Under no circumstances should the verify signal be held low and the addresses toggled.

Note that the overprogram pulse in step 10 of the programming flowchart is a variable, "4" times the initial value when programming the NORMAL, PHANTOM, TOP TEST, BOTTOM TEST and OUTPUT ENABLE product terms and "8" times the initial value when programming the ARCHITECTURE BITS.



Programming Flowchart





Timing Diagrams


Programming timing diagrams are provided for two cases, programming of all cells except the SECURITY BIT and programming the SECURITY BIT.

Arrav

Programming the NORMAL and PHANTOM arrays and output enables, reset, preset, architecture bits and the top/bottom test features uses the timing diagram in Figure 8. ADDRESS refers to all applicable information in Tables 1 through 5 that is not specifically referenced in the timing diagram. DATA IN is provided on the I/O pins and

DATA OUT is verified on the same pins. A "1" (V_{IHP}) on an I/O pin causes the addressed location to be programmed. A "0" on the I/O pin leaves the addressed location to be unprogrammed. All setup hold and delay times must be met, and in particular the sequence of operations should be strictly followed. During verify only operation it is not acceptable to hold PGM/VFY low and sequence addresses, as it violates address setup and hold times. Proper sequencing of all power and supervoltages is essential, to reliable programming of the device as improper sequencing could result in device damage.

Programming Waveforms



Notes:

1. Power, V_{PP} & V_{CC} should not be cycled for each program/verify cycle, but may remain static during programming.

 For programming OE Product Terms & Architecture bits, Pin 11 (A9) must go to Vpp and satisfy T_{AS} and T_{AN}.

Figure 8



Security Cell

The security cell is programmed independently per the timing diagram in *Figure 9*, and the information in Table 1. Note again that proper sequencing of power and programming signals is required. Data in is represented as a supervoltage on pin 3 and verified as a TTL signal output on the

same pin. A "0" on pin 3 indicates that the security bit has been programmed, and a "1" indicates that security bit has not been programmed. Security is programmed with a single 50 ms pulse on pin 13. A supervoltage on pin 4 is used to verify security after Vpp has been removed from pin 1.

Programming Waveforms Security Cell




Figure 9



DC Programming Parameters $T_A = 25^{\circ}C$

Table 6

Parameter	Description	Min.	Max.	Units
V _{PP} for PAL C 22V10B	Programming Voltage 12.0 13.0		Volts	
V _{PP} for PAL C 22V10	Programming Voltage	13.0	14.0	Volts
V _{CCP}	Supply Voltage During Programming 4.75 5.25		Volts	
V_{IHP}	Input HIGH Voltage During Programming 3.0 VCCP		V _{CCP}	Volts
V_{ILP}	Input LOW Voltage During Programming -3.0 0.4		Volts	
V _{OH}	Output HIGH Voltage 2.4			Volts
v_{ol}	Output LOW Voltage		0.4	Volts
Ірр	Programming Supply Current		40	mA

AC Programming Parameters

Table 7

Parameter	Description	Min.	Max.	Units
$T_{\mathbf{P}}$	Delay to Programming Voltage	20		ms
T _{DP}	Delay to Program	1		μs
T _{HP}	Hold from Program or Verify	1		μs
$T_{R,F}$	V _{PP} Rise & Fall Time	50		ns
TAS	Address Setup Time	1		μs
T _{AH}	Address Hold Time	1		μs
T_{DS}	Data Setup Time	1		μs
T_{DH}	Data Hold Time	1		μs
T _{PP}	Programming Pulsewidth	0.4	10	ms
T _{SPP}	Programming Pulsewidth for Security	50		ms
T _{DV}	Delay from Program to Verify	2		μs
T _{VD}	Delay to Data Out		1	μs
T _{VP}	Verify Pulse Width	2		μs
T _{DZ}	Verify to High Z		1	μs



Ordering Information

I _{CC} (mA)	tPD (ns)	t _S (ns)	t _{CO} (ns)	Ordering Code	Package	Operating Range
90	15	10	10	PAL C 22V10B-15PC/PI	P13	Commercial/Industrial
	,			PAL C 22V10B-15WC/WI	W14	
				PAL C 22V10B-15JC/JI	J64	
90	20	12	12	PAL C 22V10-20PC/PI	P13	Commercial/Industrial
				PAL C 22V10-20WC/WI	W14	
				PAL C 22V10-20JC/JI	J64	
120	20	17	15	PAL C 22V10B-20DMB	D14	Military
		}		PAL C 22V10B-20WMB	W14	
				PAL C 22V10B-20LMB	L64	
				PAL C 22V10B-20QMB	Q64	
•			!	PAL C 22V10B-20KMB	K73	
55	25	15	15	PAL C 22V10L-25PC	P13	Commercial
				PAL C 22V10L-25WC	W14	4
				PAL C 22V10L-25JC	J64	
90	25	15	15	PAL C 22V10-25PC/PI	P13	Commercial/Industrial
				PAL C 22V10-25WC/WI	W14	
				PAL C 22V10-25JC/JI	J64	
100	25	18	15	PAL C 22V10-25DMB	D14	Military
		ļ		PAL C 22V10-25WMB	W14	
				PAL C 22V10-25LMB	L64	
				PAL C 22V10-25QMB	Q64	
				PAL C 22V10-25KMB	K73	
100	30	20	20	PAL C 22V10-30DMB	D14	Military
				PAL C 22V10-30WMB	W14	
				PAL C 22V10-30LMB	L64	
				PAL C 22V10-30QMB	Q64	
				PAL C 22V10-30KMB	K73	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
55	35	30	25	PAL C 22V10L-35PC	P13	Commercial
				PAL C 22V10L-35WC	W14	
				PAL C 22V10L-35JC	J64	
90	35	30	25	PAL C 22V10-35PC/PI	P13	Commercial/Industrial
				PAL C 22V10-35WC/WI	W14	1
				PAL C 22V10-35JC/JI	J64	1
100	40	30	25	PAL C 22V10-40DMB	D14	Military
				PAL C 22V10-40WMB	W14	1
				PAL C 22V10-40LMB	L64	
				PAL C 22V10-40QMB	Q64	1
	1		1	PAL C 22V10-40KMB	K73	-



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
v_{iL}	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{PD}	7,8,9,10,11
tco	7,8,9,10,11
ts	7,8,9,10,11
t _H	7,8,9,10,11
tw	7,8,9,10,11

Document #: 38-00020-C



CMOS Programmable Synchronous State Machine

Features

- 12 I/O macro cells each having:
 registered, three-state I/O
 - input register clock select
 multiplexer
 - feed back multiplexer
 - output enable (OE) multiplexer
- All twelve macro cell state registers can be hidden
- User configurable state registers—JK, RS, T, or D
- Input multiplexer per pair of I/O macro cells allows I/O pin associated with a hidden macro cell state register to be saved for use as an input
- 4 dedicated hidden registers
- 11 dedicated, registered inputs
- 3 separate clocks—2 inputs,
 1 output
- Common (PIN 14 controlled) or product term controlled output enable for each I/O pin

- 256 product terms—32 per pair of macro cells, variable distribution
- Global, synchronous, product term controlled, state register set and reset—inputs to product term are clocked by input clock
- 66 MHz operation
 - 3 ns input setup and 12 ns clock to output
 - 15 ns input register clock to state register clock
- Low power — 130 mA I_{CC}
- 28 pin 300 mil DIP, LCC
- Erasable and reprogrammable

Product Characteristics

The CY7C330 is a high-performance, eraseable, programmable, logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently construct very high performance synchronous state machines.


The unique architecture of the CY7C330, consisting of the user-configurable output macrocell, bi-directional I/O capability, input registers, and three separate clocks, enables the user to design high performance state machines that can communicate either with each other or with microprocessors over bi-directional parallel busses of user-definable widths.

The three separate clocks permit independent, synchronous state machines to be synchronized to each other. The two input clocks, C1, C2, enable the state machine to sample input signals that may be generated by another system and that may be available on its bus for a short period of time.

The user-configurable state register flip-flops enable the designer to designate JK, RS, T, or D type devices, so that the number of product terms required to implement the logic is minimized.

0101-14

0101-15



Selection Guide

		CY7C330-66	CY7C330-50	CY7C330-40	CY7C330-33	CY7C330-28
Maximum Operating Frequency (MHz)	Commercial	66.6	50.0		33.3	
Waximum Operating Frequency (WITZ)	Military		50.0	40.0		28.5
Power Supply Current I _{CC1} (mA)	Commercial	130	130		130	
Tower supply current ICCI (IIIA)	Military		150	150		150



Product Characteristics (Continued)

The major functional blocks of the CY7C330 are (1) the input registers and (input) clock multiplexers, (2) the EPROM (AND) cell array, (3) the twelve I/O macrocells and (4) the four hidden registers.

Input Registers and Clock Multiplexers

There are a total of eleven dedicated Input Registers. Each Input Register consists of a D flip-flop and a clock multiplexer. The clock multiplexer is user-programmable to select either CK1 or CK2 as the clock for the flip-flop. CK2 and \overline{OE} can alternatively be used as inputs to the array. The twenty-two outputs of the registers (i.e. the Q and \overline{Q} outputs of the input registers) drive the array of EPROM cells.

An architecture configuration bit (C4) is reserved for each Dedicated Input Register cell to allow selection of either input clock CK1 or CK2 as the input register clock for each Dedicated Input Cell. If the CK2 clock is not needed that input may also be used as a general purpose array input. In this case the Input Register for this input can only be clocked by input clock CK1. Figure 1 illustrates the Dedicated Input Cell composed of input register, Input Clock Multiplexer, and architecture configuration bit C4 which determines the input clock selected.

I/O Macro Cell

The logic diagram of the CY7C330 I/O macro cell is shown in *Figure 2*. There are a total of twelve indentical macro cells.

Each macro cell consists of:

- An Output State Register which is clocked by the global state counter clock, CLK (PIN 1). The State Register can be configured as a D, JK, RS, or T flip-flop (default is a D-type flip-flop). Polarity can be controlled in the D flip-flop implementation by use of the exclusive or function. Data is sampled on the LOW to HIGH clock transition. All of the State Registers have a common reset and set which are controlled synchronously by Product Terms which are generated in the EPROM cell array.
- A Macro Cell Input Register which may be clocked by either the CK1 or CK2 input clock as programmed by the user by use of architecture configuration bit C2 which controls the I/O Macro Cell Input Clock Multiplexer. The Macro Cell Input Registers are initialized on power up such that all of the Q outputs are at logic LOW level and the Q outputs are at a logic HIGH level.
- An Output Enable Multiplexer (OE), which is user-programmable, by architecture configuration bit C0, to select either the common OE signal from pin 14 or, for each cell individually, the signal from the Output Enable product term associated with each macro cell. The Output Enable input signal to the array product term is clocked through the input register by the selected input register clock, CK1 or CK2.
- An input Feed Back Multiplexer which is user-programmable to select either the output of the State Register or the output of the Macro Cell Input Register to be fed back into the array. This option is programmed by architecture configuration bit C1. If the output of the Macro Cell Input Register is selected by the Feed Back Multiplexer, the I/O pin becomes bi-directional.

Macro Cell Input Multiplexer

Each pair of I/O macro cells share a Macro Cell Input Multiplexer which selects the output of one or the other of the pair's input registers to be fed to the input array. This multiplexer is shown in Figure 2. The Macro Cell Input Multiplexer allows the input pin of a macro cell, for which the state register has been hidden by feeding back its input to the input array, to be preserved for use as an input pin. This is possible as long as the other macro cell of the pair is not needed as a input or does not require State Register feed back. The input pin input register output which would normally be blocked by the hidden State Register feed back can be routed to the array input path of the companion macro cell for use as array input.

State Registers

By use of the exclusive or gate the State Register may be configured as a JK, RS or T Register. The default is a D-Type register. For the D-Type register, the exclusive or function can be used to select the polarity or the register output.

The set and reset of the State Register are global synchronous signals which are controlled by the logic of two global product terms for which input signals are clocked through the input registers by either of the input clocks, CK1 or CK2.

Hidden Registers

In addition to the twelve macro cells, which contain a total of twenty-four registers, there are four hidden registers whose outputs are not brought out to the device output pins. The Hidden State Register Macro Cell is shown in Figure 3.

The four hidden registers are clocked by the same clock as the macrocell state registers. All of the hidden register flipflops have a common, synchronous set, S, as well as a common, synchronous reset, R, which over-ride the data at the D input. The S and R signals are PRODUCT TERMS that are generated in the array and are the same signals used to preset and reset the state register flip-flops.

Macrocell Product Term Distribution

Each pair of macrocells has a total of thirty-two product terms. Two product terms of each macrocell pair are used for the output enables (OEs) for the two output pins. Two product terms are also used as one input to each of the two exclusive OR gates in the macrocell pair. The number of product terms available to the designer is then 32-4=28 for each macrocell pair. These product terms are divided between the macro cell state register flip-flops as shown in Table 1.

Table 1. Product Term Distribution

Macro Cell	Pin No.	Product Terms
0	28	9
1	27	19
2	26	11
3	25	17
4	24	13
5	23	15
6	20	15
7	19	13
8	18	17
9	17	11
10	16	19
11	15	9



Product Characteristics (Continued)

Hidden State Register Product Term Distribution

Each pair of hidden registers also has a total of 32 product terms. Two product terms are used as one input to each of the exclusive OR gates. However, because the register outputs do not go to any output pins, output enable product terms are not required. Therefore, 30 product terms are available to the designer for each pair of hidden registers. The product term distribution for the four hidden registers are shown in Table 2.

Table 2. Hidden State Register Product Term Distribution

Hidden Register Cell	Product Terms
0	19
1	11
2	17
3	13

Architecture Configuration Bits

The architecture configuration bits are used to program the multiplexers. The function of the architecture bits is outlined below.

Table 3. Architecture Configuration Bits

C	Architecture Number Configuration Bit of Bits		Value	Function
CO	Output Enable	12 Bits, 1 Per	0-Virgin State	Output Enable Controlled by Product Term
	Select MUX	I/O Macro Cell	1—Programmed	Output Enable Controlled by Pin 14
C1	State Register	12 Bits, 1 Per	0—Virgin State	State Register Output is Fed Back to Input Array
	Feed Back MUX	I/O Macro Cell	1—Programmed	I/O Macro Cell is Configured as an Input and Output of Input Register is Fed to Array
C2	I/O Macro 12 Bits, 1 I Cell Input I/O Macro		0—Virgin State	CK1 Input Register Clock (Pin 2) is Connected to I/O Macro Cell Input Register Clock Input
	Register Clock Select MUX		1—Programmed	CK2 Input Register Clock (Pin 3) is Connected to I/O Macro Cell Input Register Clock Input
C3	I/O Macro Cell 6 Bits, 1 Per Pair Input I/O Macro Cell		0-Virgin State	Selects Data from I/O Macro Cell Input Register of Macro Cell A of Macro Cell Pair
	Select MUX	Pair	1—Programmed	Selects Data from I/O Macro Cell Input Register of Macro Cell B of Macro Cell Pair
C4	Dedicated Input Register Clock	11 Bits, 1 Per Dedicated Input	0—Virgin State	CK1 Input Register Clock (Pin 2) is Connected to Dedicated Input Register Clock Input
	Select MUX	Cell	1—Programmed	CK2 Input Register Clock (Pin 3) is Connected to Dedicated Input Register Clock Input




Figure 1. Dedicated Input Cell

0101-5






Figure 2. I/O Macro Cell and Shared Input Multiplexer

SET PRODUCT TERM

PIN 1: CLK

RESET PRODUCT TERM

TO ARRAY

Figure 3. Hidden State Register Macro Cell

0101-8



Maximum Ratings

(
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 22 to Pins 8 and 21) $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State $-0.5V$ to $+7.0V$
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)12 mA

(Above which the useful life may be impaired. For user guideline	es, not tested.)
Storage Temperature65°C to +150°C	Static Discharge Voltage>2001V
Ambient Temperature with	(per MIL-STD-883 Method 3015)
Power Applied55°C to +125°C	Latchup Current>200 mA
Supply Voltage to Ground Potential	DC Programming Voltage

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +75°C	5V ± 10%
Military[5]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[6]

Parameters	Description		Test Condi	tions	Min.	Max.	Units
VOH	Output HIGH Voltage			COM'L	2.4		v
VOR	Output IIIOII Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4		,
VOL	Output LOW Voltage	$V_{CC} = Min.,$	$I_{OL} = 12 \text{ mA}$	COM'L		0.5	v
VOL	Output Do W Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 8 \text{ mA}$	MIL		0.5	
V _{IH}	Input HIGH Level	Guaranteed Input I for All Inputs [1]	ogical HIGH Volta	ge	2.2		v
V _{IL}	Input LOW Level	Guaranteed Input I for All Inputs [1]	Guaranteed Input Logical LOW Voltage for All Inputs [1]				v
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$	$V_{SS} \le V_{IN} \le V_{CC}, V_{CC} = Max.$				μΑ
I _{OZ}	Output Leakage Current	$V_{CC} = Max. V_{SS} \le$	$V_{CC} = Max. V_{SS} \le V_{OUT} \le V_{CC}$				μΑ
I_{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OU}$	r = 0.5V[2]		-30	-90	mA
I _{CC1}	Standby Power Supply	$V_{CC} = Max., V_{IN}$	= GND	COM'L		130	mA
1001	Current	Outputs Open		MIL		150	mA
		$V_{CC} = Max.$		COM'L (-33 MHz & -50 MHz)		160	mA
I _{CC2}	Power Supply Current	Outputs Disabled (in High Z State) COM'L (-66 MHz)[15]				180	mA
-002	at Frequency [3,7]	Device Operating at	f _{MAX}	MIL (-28 MHz & -40 MHz)		180	mA
		External (f _{MAX1})		MIL (-50 MHz)[15]		200	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Min	Max	Units
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz$		7	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V @ f = 1 MHz$		8	pr.

Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- Figure 4a test load used for all parameters except t_{CEA}, t_{CER}, t_{PZX} and t_{PXZ}. Figure 4b test load for t_{CEA}, t_{CER}, t_{PZX}, t_{PXZ}.
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 7. This parameter is sample tested periodically.
- 8. This parameter is measured as the time after output register disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5V below V_{OH} Min or a previous low level has risen to 0.5V above V_{OL} Max. Please see Figure 6 for enable and disable test waveforms and measurement reference levels.
- This parameter is measured as the time after output register clock input that the previous output data state remains stable on the output.

- 10. This difference parameter is designed to guarantee that any CY7C330 output fed back to its own inputs externally or internally will satisfy the input register minimum input hold time. This parameter is guaranteed for a given individual device and is tested by a periodic sampling of production product.
- 11. This specification is intended to guarantee feeding of this signal to another 33X family input register cycled by the same clock with sufficient output data stable time to insure that the input hold time minimum of the following input register is satisfied. This parameter difference specification is guaranteed by periodic sampling of production product of CYC330 and CYTC332. This difference parameter is guaranteed to be met only for devices at the same ambient temperature and V_{CC} supply voltage.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feed back can operate.
- This specification indicates the guaranteed maximum frequency at which an individual input or output register can be cycled.
- 14. This specification indicates the guaranteed maximum frequency at which a state machine configuration with only internal feedback can operate. This parameter tested periodically on a sample basis.
- 15. Preliminary specifications.




Switching Characteristics Over the Operating Range [4, 6]

				Comn	nercial					Mil	itary			
Parameters	Description	-66[15]		-50		-33		-50[15]		-40		-28		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{IS}	Input or Feedback Setup Time to Input Register Clock	3		5		10		5		5		10		ns
tos	Input Register Clock to Output Register Clock	15		20		30		20		25		35		ns
tco	Output Register Clock to Output Delay		12		15		20		15		20		25	ns
t _{IH}	Input Register Hold Time	5		5		5		5		5		5		ns
t _{CEA}	Input Register Clock To Output Enable Delay		15		20		30		20		25		35	ns
tCER	Input Register Clock to Output Disable Delay ^[8]		15		20		30		20		25		35	ns
t _{PZX}	Pin 14 Enable to Output Enable Delay		15		20		30		20		25		35	ns
t _{PXZ}	Pin 14 Disable to Output Disable Delay ^[8]		15		20		30		20		25		35	ns
twH	Input or Output Clock Width High[3, 7]	6		8		12		8		10		15		ns
twL	Input or Output Clock Width Low[3, 7]	6		8		12		8		10		15		ns
tp	External Clock Period (t _{CO} + t _{IS}) Input and Output Clock Common	15		20		30		20		25		35		ns
toH	Output Data Stable Time from Synchronous Clock Input ^[9]	3		3		3		3		3		3		ns
t _{OH} -t _{IH}	Output Data Stable Time This Device Minus I/P Reg Hold Time Same Device[10]	0		0		0		0		0		0		ns
t _{OH} - t _{IH} 33X	Output Data Stable Time Minus I/P Reg Hold Time 7C330 & 7C332[11]	0		0		0		0		0		0		ns
f _{MAX1}	External Maximum Frequency (1/(t _{CO} + t _{IS})) ^[12]	66.6		50.0		33.3		50.0		40.0		28.5		MHz
f _{MAX2}	Data Path Maximum Frequency $(1/(t_{WH} + t_{WL}))^{[7, 13]}$	83.3		62.5		41.6		62.5		50.0		33.3		MHz
f _{MAX3}	Internal Maximum Frequency[14]	74.0		57.0		37.0		57.0		45.0		30.0		MHz



AC Test Loads and Waveforms (Commercial)



Equivalent to:

THEVENIN EQUIVALENT (Commercial)

Equivalent to:


THEVENIN EQUIVALENT (Military)

0UTPUT 0-400 2.00V = V_{thc}

OUTPUT O-W-O 2.02V = V_{thm}

0101-12


Switching Waveforms



0101-11


0101-13





CY7C330 Block Diagram (Page 1 of 2)





CY7C330 Block Diagram (Page 2 of 2)






Figure 6. Test Waveforms

Ordering Information

f _{max} (MHz)	I _{CC1} (mA)	Ordering Code	Package	Operating Range
66.6	130	CY7C330-66PC	P21	Commercial
		CY7C330-66WC	W22	
		CY7C330-66JC	J64	
50	150	CY7C330-50DMB	D22	Military
ĺ		CY7C330-50WMB	W22	
	'	CY7C330-50LMB	L64	
	i	CY7C330-50TMB	T74	
		CY7C330-50QMB	Q64	
50	130	CY7C330-50PC	P21	Commercial
	i	CY7C330-50WC	W22	
		CY7C330-50JC	J64	
40	150	CY7C330-40DMB	D22	Military
		CY7C330-40WMB	W22	
		CY7C330-40LMB	L64	
		CY7C330-40TMB	T74	
		CY7C330-40QMB	Q64	
33.3	130	CY7C330-33PC	P21	Commercial
		CY7C330-33WC	W22	
		CY7C330-33JC	J64	
28.5	150	CY7C330-28DMB	D22	Military
		CY7C330-28WMB	W22	
		CY7C330-28LMB	L64	
		CY7C330-28TMB	T74	
		CY7C330-28QMB	Q64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v_{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
v_{iL}	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I_{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{ISU}	9,10,11
tosu	9,10,11
tco	9,10,11
t _H	9,10,11
t _{CEA}	9,10,11
t _{PZX}	9,10,11

Document #: 38-00064-B



Asynchronous Registered

Features

- 12 I/O macrocells each having:
- One state Flip-Flop with an XOR sum or products input
- One feedback Flip-Flop with input coming from the I/O pin
- Independent (product term) set, reset, and clock inputs on all registers
- Asynchronous bypass capability on all registers, under product term control $(\mathbf{r} = \mathbf{s} = \mathbf{1})$
- Global or local output enable on tristate I/O
- Feedback from either register to the array
- 192 product terms with variable distribution to macrocells


- 13 inputs, 12 feedback I/O pins, plus 6 shared I/O macrocell feedbacks for a total of 31 true and complementary inputs
- High speed: 20 tpD ns maximum
- · Security bit
- Space saving 28 pin slim-line DIP package; also available in 28 pin PLCC
- Low power
 - 90 mA typical I_{CC} quiescent
 - 180 mA I_{CC} maximum
 - UV-Eraseable and reprogrammable
 - Programming and operation 100% testable

Product Characteristics

The CY7C331 is the most versatile PLD available for asynchronous designs. Central resources include 12 full D-type Flip-Flops with separate set, reset and clock capability. For increased utility, XOR gates are provided at the D-inputs and the product term allocation per Flip-Flop is variably distribut-

I/O Resources

Pins 1 through 7 and 9 through 14 serve as array inputs; pin 14 may also be used as a global output enable for the I/O macrocell tristate outputs. Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be managed as inputs or outputs depending on the configuration and the macrocell OE terms.



Selection Guide

Generic	Ico	C1 mA	tp	D ns	ts	s ns	tc	O ns
Part Number	Com	Mil	Com	Mil	Com	Mil	Com	Mil
CY7C331-20[19]	120		20		12		20	
CY7C331-25	120	150[19]	25	25[19]	12	15[19]	25	25[19]
CY7C331-30		150		30		15		30
CY7C331-35	120		35		15		35	
CY7C331-40		150		40		20		40



I/O Resources (Continued)

It should be noted that there are two ground connections (pins 8 and 21) which, together with $V_{\rm CC}$ (pin 22) are located centrally on the package. The reason for this placement and dual ground structure is to minimize the ground-loop noise when the outputs are driving simultaneously into a heavy capacitive load.




Figure 1. Macrocell

The CY7C331 has 12 macrocells. Each macrocell has two D-type Flip-Flops. One is fed from the array, and one is fed from the I/O pin. For each Flip-Flop there are 3 dedicated product terms driving the R, S, and Clock inputs respectively. Each macrocell has one input to the array and for each pair of macrocells there is one shared input to the array. The macrocell input to the array may be configured to come from the 'Q' output of either Flip-Flop.

The D-type Flip-Flop which is fed from the array (i.e., the state Flip-Flop) has a logical XOR function on its input which combines a single product term with a sum (OR) of a number of product terms. The single product term is used to set the polarity of the output or to implement toggling (by including the current output in the product term).

The R and S inputs to the Flip-Flops override the current setting of the 'Q' output. The S input sets 'Q' true and the R input 'resets' 'Q' (sets it false). If both R and S are asserted (true) at once, then the output will follow the input ('Q' = 'D').

 Table 1

 R
 S
 Q

 1
 0
 0

 0
 1
 1

 1
 1
 D

R-S Truth Table




Figure 2. Shared Input Multiplexer

Shared Input Multiplexer

The input associated with each pair of macrocells may be configured by the shared input multiplexer to come from either macrocell; the 'Q' output of the Flip-Flop coming from the I/O pin is used as the input signal source.

Product Term Distribution

The product terms are distributed to the macrocells such that 32 product terms are distributed between two adjacent macrocells. The pairing of macrocells is the same as it is for the shared inputs. 8 of the product terms are used in each macrocell for set, reset, clock, OE and the upper part of the XOR gate. This leaves 16 product terms per pair of macrocells to be divided between the sum-of-product inputs to the two state registers. The following table shows the I/O pin pairing for shared inputs, and the product term (P-Term) allocation to macrocells associated with the I/O pins.

Table 2

Macrocell	Pin Number	Product Terms
0	28	4
1	27	12
2	26	6
3	25	10
4	24	8
5	23	8
6	20	8
7	19	8
8	18	10
9	17	6
10	16	12
11	15	4

The CY7C331 is configured by three arrays of configuration bits (C0, C1, C2). For each macrocell, there is one C0 bit and one C1 bit. For each pair of macrocells, there is one C2 bit.

There are 12 C0 bits. If C0 is programmed for a macrocell, then the tristate enable (OE) will be controlled by pin 14 (the global OE). If C0 is not programmed, then the OE product term for that macrocell will be used.

There is one C1 bit for each macrocell. The C1 bit selects input for the product term (PT) array from either the state register (if the bit is unprogrammed) or the input register.



I/O Resources (Continued)

There are 6 C2 bits, providing one C2 bit for each pair of macrocells. The C2 bit controls the shared input Multiplexer (Mux); if the C2 bit is not programmed, then the input to the product term array comes from the upper macrocell (A). If the C2 bit is programmed, then the input comes from the lower macrocell (B).

The timing diagrams for the CY7C331 cover state register, input register, and various combinational delays. Since internal clocks are the outputs of product terms, all timing is from the transition of inputs causing the clock transition.

Maximum Ratings

(Above which the useful life may be impaired. For user guide
Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C
Supply Voltage to Group Potential (Pin 22 to Pins 8 or 21) $\dots -0.5V$ to $+7.0V$
DC Input Voltage $\dots -3.0V$ to $+7.0V$
Output Current into Outputs (Low)12 mA
Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015)

idelines,	not tested.)
C	Latchup Current>200 mA
	DC Programming Voltage

Operating Range

Range	Ambient Temperature	V _{CC}			
Commercial	0°C to +75°C	5V ± 10%			
Military ^[5]	-55°C to +125°C	5V ± 10%			

Electrical Characteristics Over the Operating Range^[6]

Parameters	Description	•	Min.	Max.	Units		
V _{OH}	Output HIGH Voltage	V _{CC} = Min.,	$I_{OH} = -3.2 \text{ mA}$	Commercial	2.4		v
'OH	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.7	}	
V _{OL}	Output LOW Voltage	$V_{CC} = Min.,$	$I_{OL} = 12 \text{ mA}$	Commercial		0.5	v
, OL	Output Dow Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 8 \text{ mA}$	Military			
v_{IH}	Input HIGH Level	Guaranteed HIGH Input, all Inputs ^[1]					V
V _{IL}	Input LOW Level	Guaranteed LOW Input, all Inputs[1]				0.8	V
I _{IX}	Input Leakage Current	$V_{SS} < V_{IN} < V_{CC}, < V_{CC} = Max.$				10	μΑ
Ioz	Output Leakage Current	$V_{CC} = Max., V_{SS} < V_{OUT} < V_{CC}$				40	μΑ
I_{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT}$	$V_{CC} = Max., V_{OUT} = 0.5V[2]$			-90	mA
I _{CC1}	Standby Power Supply	$V_{CC} = Max., V_{IN} =$	$V_{CC} = Max., V_{IN} = GND,$ Com			120	mA
1001	Current			Military		150	mA
I _{CC2} Power Supply Curr at Frequency[19]	Power Supply Current	V _{CC} = Max. Outputs Disabled (in		Commercial		180	mA
	at Frequency ^[19]	Device Operating at f _{MAX} External (f _{MAX1})		Military		200	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Min.	Max.	Units	
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz$		7	pF	
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V @ f = 1 MHz$		8] Pr	

Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT}=0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- Figure 3a test load used for all parameters except tpzxi, tpzzi, tpzzi and tpxz. Figure 3b test load for tpzxi, tpzxi tpzx and tpxz. Figure 3c shows test waveforms and measurement levels.
- 5. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.



Switching Characteristics^[6]

		Commercial					Military							
Parameters	Description	-20[19]		-25		-35		-25[19]		-30		-40		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay ^[7]		20		25		35		25		30		40	ns
tico	Input Register Clock to Output Delay ^[8]		35		40		55		45		50		65	ns
tIOH	Output Data Stable Time from Input Clock ^[8]	5		5		5		5		5		5		ns
t _{IS}	Input or Feedback Setup Time to Input Register Clock ^[8]	2		2		2		5		5		5	1	ns
t _{IH}	Input Register Hold Time from Input Clock ^[8]	11		13		15		13		15		20		ns
tiar	Input to Input Register Asynchronous Reset Delay [8]		35		40		55		45		50		65	ns
tirw	Input Register Reset Width ^[8]	35		40		55		45		50		65		ns
tIRR	Input Register Reset Recovery Time[8]	35		40		55		45		50		65		ns
tias	Input to Input Register Asynchronous Set Delay ^[8]		35		40		55		45	1	50		65	ns
t _{ISW}	Input Register Set Width ^[8]	35		40		55		45		50		65		ns
tisr	Input Register Set Recovery Time ^[8]	35		40		55		45		50		65		ns
twH	Input & Output Clock Width High[8, 9, 12]	12		15		20		15		20		25		ns
twL	Input & Output Clock Width Low[8, 9, 12]	12		15		20		15		20		25		ns
f _{MAX1}	Maximum Frequency with Feedback in Input Registered Mode (1/(t _{ICO} + t _{IS})) ^[13]	27.0		23.8		17.5		20.0		18.1		14.2		мн
f _{MAX2}	Maximum Frequency Data Path in Input Registered Mode (1/t _{ICO}) ^[8]	28.5		25.0		18.1		22.2		20.0		15.3		ns
t _{IOH} - t _{IH} 33X	Output Data Stable from Input Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ^[15, 18]	0		0		0		0		0		0		ns
tco	Output Register Clock to Output Delay [9]		20		25		35		25		30		40	ns
tон	Output Data Stable Time from Output Clock ^[9]	3		3		3		3		3		3		ns
ts	Output Register Input Set Up Time to Output Clock ^[9]	12		12		15		15		15		20		ns
tH	Output Register Input Hold Time from Output Clock ^[9]	8		8		10		10		10		12		ns
toar	Input to Output Register Asynchronous Reset Delay ^[9]		20		25		35		25		30		40	ns
torw	Output Register Reset Width ^[9]	20	<u> </u>	25	<u> </u>	35		25		30		40		ns
torr	Output Register Reset Recovery Time ^[9]	20		25		35		25		30		40		ns
toas	Input to Output Register Asynchronous Reset Delay [9]		20		25		35		25		30		40	ns
tosw	Output Register Set Width ^[9]	20		25		35		25		30		40		ns
tosr	Output Register Set Recovery Time ^[9]	20		25		35	<u></u>	25		30	<u> </u>	40		ns
tEA	Input to Output Enable Delay[4, 10]		20		25		35	<u> </u>	25	<u> </u>	30	<u> </u>	40	ns
ter	Input to Output Disable Delay[4, 10]		20		25		35		25		30	<u> </u>	40	ns
tpZX	Pin 14 to Output Enable Delay[4, 10]		17		20		30		20		25		35	ns
tpxz	Pin 14 to Output Disable Delay [4, 10]		17		20		30		20		25	<u> </u>	35	ns
f _{MAX3}	Maximum Frequency with Feedback in Output Registered Mode $(1/(t_{CO} + t_S))^{[14]}$	31.2		27.0		20.0		25.0		22.2		16.6		мн
fmax4	Max. Frequency Data Path in Output Registered Mode (Lower of 1/t _{CO} + 1/(t _{WH} + t _{WL})) ^[9]	41.6		33.3		25.0		33.3		25.0		20.0		МН
t _{OH} - t _{IH} 33X	Output Data Stable from Output Clock Minus Input Register Input Hold Time for 7C330 and 7C332 ^[16, 18]	0		0		0		0		0		0		ns
f _{MAX5}	Maximum Frequency Pipelined Mode[12, 17]	35.0		30.0		22.0		28.0		23.5		18.5		мн

0100-8




Notes.

- 7. Refer to Figure 5 configuration 1.
- 8. Refer to Figure 5 configuration 2.
- 9. Refer to Figure 5 configuration 3.
- 10. Refer to Figure 5 configuration 4.
- 11. Refer to Figure 5 configuration 5.
- 12. Refer to Figure 5 configuration 6.
- 13. Refer to Figure 6 configuration 7.
- 14. Refer to Figure 6 configuration 8.
- 15. Refer to Figure 7 configuration 9.
- 16. Refer to Figure 7 configuration 10.

- 17. This specification is intended to guarantee that a state machine configuration created with internal or external feedback can be operated with output register and input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
- 18. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C331. This specification is met for the devices noted operating at the same ambient temperature and at the same power supply voltage. These parameters are tested periodically by sampling of production product.
- 19. Preliminary specifications.

AC Test Loads and Waveforms




0100-7

Equivalent to: THÉVENIN EQUIVALENT (Commercial)

OUTPUT O 2.00V = Vthc

Equivalent to: THÉVENIN EQUIVALENT (Military)



Parameters	V_x	Output Waveform—Measurement Level						
tpXZ(-)	1.5V	V _{OH} 0.5V 1 V _X	0100-1					
t _{PXZ} (+)	2.6V	V _{OL}	0100-1					
t _{PZX} (+)	$V_{ m thc}$	V _X V _{OH}	0100-1					
t _{PZX} (-)	$V_{ m thc}$	V _X	0100-1					
t _{ER} (-)	1.5V	V _{OH} 0.5V V _X	0100-					
t _{ER} (+)	2.6V	V _{OL} V _X	0100-1					
t _{EA} (+)	V _{thc}	V _X	0100-1					
t _{EA} (-)	V _{thc}	V _X	0100-1					


Figure 3c. Test Waveforms and Measurement Levels


0100-9

0100-10



Switching Waveforms





Notes:

- Because these input signals are controlled by product terms, active input polarity may be of either polarity. Internal active input polarity has been shown for clarity.
- 21. Output register is set in Transparent Mode. Output register Set and Reset inputs are in a HIGH state.
- 22. Dedicated input or input register set in Transparent Mode. Input register Set and Reset inputs are in a HIGH state.
- 23. Combinatorial Mode. Reset and Set inputs of the input and output registers should remain in a HIGH state at least until the output responds at tpp. When returning Set and Reset inputs to a LOW state, one of these signals should go LOW a MINIMUM of tosk (Set input) or topk (Reset input) prior to the other. This guarantees predictable register states upon exit from Combinatorial Mode.
- 24. When entering the Combinatorial Mode, input and output register Set and Reset inputs must be stable in a HIGH state a MINIMUM of tISR/tIRR and tOSR/tORR respectively prior to application of logic input signals.
- 25. When returning to the input and/or output Registered Mode, register Set and Reset inputs must be stable in a LOW state a MINIMUM of tism/time and tosm/tom respectively prior to the application of the register clock input.







Figure 5. Timing Configurations





CLOCK INPUT

331 INPUT REGISTER

PIN

CONFIGURATION 10

0100-22

0100-23

330 OR 332 INPUT REGISTER 0100-21

CONFIGURATION 9

Q D
PRODUCT
TERM
ARRAY
CLOCK


Figure 6

330 OR 332
OUTPUT REGISTER
PIN PIN D Q
PRODUCT TERM
ARRAY

CLOCK


Figure 7





CY7C331 Logic Diagram (Upper Half)





CY7C331 Logic Diagram (Lower Half)



Ordering Information

I _{CC1} (mA)	tpD (ns)	t _S (ns)	t _{CO} (ns)	Ordering Code	Package Type	Operating Range
120	20	12	20	CY7C331-20PC	P21	Commercial
			1	CY7C331-20WC	W22	
				CY7C331-20JC	J64	1
150	25	15	25	CY7C331-25DMB	D22	Military
	1			CY7C331-25WMB	W22]
				CY7C331-25LMB	L64	
				CY7C331-25TMB	T74]
				CY7C331-25QMB	Q64]
180	25	12	25	CY7C331-25PC	P21	Commercial
				CY7C331-25WC	W22]
		ļ		CY7C331-25JC	J64	}
200	30	15	30	CY7C331-30DMB	D22	Military
				CY7C331-30WMB	W22]
				CY7C331-30LMB	L64	1
				CY7C331-30TMB	T74]
				CY7C331-30QMB	Q64]
180	35	15	35	CY7C331-35PC	P21	Commercial
				CY7C331-35WC	W22	
				CY7C331-35JC	J64]
200	40	20	40	CY7C331-40DMB	D22	Military
				CY7C331-40WMB	W22]
		1		CY7C331-40LMB	L64]
				CY7C331-40TMB	T74]
		1		CY7C331-40QMB	Q64]



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
v_{IL}	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{CC1}	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{IS}	9,10,11
t _{IH}	9,10,11
twH	9,10,11
twL	9,10,11
tco	9,10,11
tPD	9,10,11
tIAR	9,10,11
t _{IAS}	9,10,11
tPXZ	9,10,11
t _{PZX}	9,10,11
ter	9,10,11
t _{EA}	9,10,11
ts	9,10,11
t _H	9,10,11

Document #: 38-00066-B



Registered Combinatorial EPLD

Features

- 12 I/O macrocells each having:
 - Registered, latched, or transparent array input
 - A choice of two clock sources
 Global or local output enable
 - Global or local output enable (OE)
 - Up to 19 product terms (PT) per output
 - Product term (PT) output polarity control
- 192 product terms with variable distribution to macrocells
 - An average of 14 PT's per macrocell sum node
 - Up to 19 PT's maximum for select nodes
- 2 clock inputs with configureable polarity control


- 13 input macrocells, each having:
 - Complementary input
 - Register, latch, or transparent access
 - Two clock sources
- 20 ns max. delay
- Low power
 - 120 mA typical I_{CC} quiescent
 - 180 mA max.
 - Power saving "Miser Bit" feature
- Security fuse
- 28 pin slim-line package; also available in 28 pin PLC
- UV-Eraseable and reprogrammable
- Programming and operation 100% testable

Product Characteristics

The CY7C332 is a versatile combinatorial PLD with I/O registers onboard. There are 25 array inputs; each has a macrocell which may be configured as a register, latch or simple buffer. Outputs have polarity and tristate control product terms. The allocation of product terms to I/O macrocells is varied so that functions of up to 19 product terms can be accommodated.

I/O Resources

Pins 1 through 7 and 9 through 14 function as dedicated array inputs. Pins 1 and 2 function as input clocks as well as normal inputs. Pin 14 functions as a global output enable as well as a normal input.



Selection Guide

Generic	I _{CC1} mA		t _{ICO} /t	tpD ns	t _{IS} ns		
Part Number	Com	Mil	Com	Mil	Com	Mil	
7C332-20	120		20		3		
7C332-25	120	150	25	25	3	4	
7C332-30		150		30		4	



I/O Resources (Continued)




Figure 1. CK1 and CK2

Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be combinatorial outputs as well as registered or direct inputs.

Input Macrocell




Figure 2. Input Macrocell

0134-4

0134-3

С3	C2	C1	C0	Input Register Option		
X	X	0	0	Combinatorial		
X	X	0	1	Illegal		
0	0	1	1	Registered, CLK1, Rising Edge		
0	1	1	1	Registered, CLK2, Rising Edge		
1	0	1	1	Registered, CLK1, Fallling Edge		
1	1	1	1	Registered, CLK2, Falling Edge		
0	0	1	0	Latched, CLK1, High Asserted		
0	1	1	0	Latched, CLK2, High Asserted		
1	0	1	0	Latched, CLK1, Low Asserted		
1	1	1	0	Latched, CLK1, Low Asserted		

There are 13 input macrocells, corresponding to pins 1 through 7 and 9 through 14. Each macrocell has a clock which is selected to come from either pin 1 or pin 2 by configuration bit C2. Pins 1 and 2 are clocks as well as normal inputs. There is no C2 configuration bit for either of these two input macrocells. Macrocells connected to pins 1 and 2 do not have a clock choice, but each has a clock coming from the other pin.

Each input macrocell can be configured as a register, latch or a simple buffer (transparent path) to the product term array. For a register the configuration bit, C0, is 1 (programmed) and C1 is 1. For a Latch, C0 is 0 and C1 is 1. If both C0 and C1 are 0 (unprogrammed) then the macrocell is completely transparent.

Configuration bit C3 determines the clock edge on which the register is triggered or the polarity for which the latch is asserted. This clock polarity can be programmed independently for each input register. These configuration options are available on all inputs, including those in the I/O macrocell.

If C3 is 0 (unprogrammed), the clock will be rising edge triggered (register mode) or high asserted (latch mode).

If C3 is 1 (programmed), the clock will be falling edge triggered (register mode) or low asserted (latch mode).

I/O Macrocell

There are 12 I/O macrocells corresponding to pins 15 through 20 and 23 through 28. Each macrocell has a tristate output control, an XOR product term to dynamically control polarity, and a configureable feedback path.

For each I/O macrocell, the tristate control for the output may be configured two ways. If the configuration bit, C4, is a 1 (programmed), then the global OE signal is selected. Otherwise, the OE product term is used.

For each I/O macrocell, the input/feedback path may be configured as a register, latch, or shunt. There are two configuration bits per I/O macrocell which configure the feedback path. These are programmed in the same way as for the input macrocells.

For each I/O macrocell, the input register clock (or Latch Enable) which is used for the input/feedback path may be selected as pin 1 (select bit, C2, not programmed) or pin 2 (select bit, C2, programmed).

Array Allocation to Output Macrocell

The number of product terms in each output macrocell sum is position dependent. The table below summarizes the allocation:

Table 1

Macrocell	Pin Number	Product Terms
0	28	9
1	27	19
2	26	11
3	25	17
4	24	13
5	23	15
6	20	15
7	19	13
8	18	17
9	17	11
10	16	19
11	15	9




Figure 3. I/O Macrocell



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

•	
Storage Temperature	65° C to $+150^{\circ}$ C
Ambient Temperature with Power Applied	– 55°C to + 125°C
Supply Voltage to Ground Potential (Pin 22 to Pins 8 and 21)	$-0.5V$ to $+7.0V$
DC Input Voltage	3.0V to + 7.0V
Output Current into Outputs (Low) .	12 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V

Latch-up Current	>200 mA
DC Programming Voltage	13.0V

Operating Range

	Ambient Temperature	v_{cc}
Commercial	0°C to +75°C	5V ± 10%
Military ^[5]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description		Test Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -3.2 \text{ mA}$		Commercial	2.4		v
VOH	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -2 \text{ mA}$	Military	2.7		'
Vol	Output LOW Voltage	V _{CC} = Min.,	$I_{OL} = 12 \text{ mA}$	Commercial		0.5	v
VOL.	Output Do W Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 8 mA Military			0.5	,
V _{IH}	Input LOW Level	Guaranteed HIGH I	2.2		V		
V _{IL}	Input LOW Level	Guaranteed LOW In		0.8	V		
I _{IX}	Input Leakage Current	$V_{SS} < V_{IN} < V_{CC}$	-10	10	μΑ		
Ioz	Output Leakage Current	$V_{CC} = Max., V_{SS} < V_{OUT} < V_{CC}$				40	μΑ
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT}$	= 0.5V[2]		-30	-90	mA
I _{CC1}	Standby Power Supply	$V_{CC} = Max., V_{IN} =$	= GND	Commercial		120	mA
-CCI	Current	Outputs Open				150	mA
Taes	V _{CC} = Max. Power Supply Current Outputs Disabled (In High Z State)					180	mA
I _{CC2}	at Frequency[6,8]	Device Operating at f _{MAX} External (f _{MAX1}) Military				200	mA

Capacitance^[3]

Parameters	Description	Test Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 2.0V @ f = 1 MHz$		7	pF
C _{OUT}	Output Capacitance V _{OUT} = 2.0V @ f = 1 MHz			8	PI.

Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- 3. Tested initially and after any design or process changes tha may affect these parameters.
- 4. Figure 4a test load used for all parameters except t_{EA}, t_{ER}, t_{PZX} and t_{PXZ}. Figure 4b test load for t_{EA}, t_{ER}, t_{PZX}, t_{PXZ}. Figure 4c shows test waveforms and measurement reference levels.
- 5. TA is the "instant on" case temperature.
- 6. Tested by periodic sampling of production product.



Switching Characteristics Over the Operating Range[1]


			Comn	nercial		Military				
Parameters	Description		-20		25	-25		-30		Units
			Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay ^[7]		20		25		25		30	ns
t _{ICO}	Input Register Clock to Output Delay ^[8]		20		25		25		30	ns
t _{IS}	Input or Feedback Setup Time to Input Register Clock ^[8]	3	-	3		4		4		ns
t _{IH}	Input Register Hold Time ^[8]	3		3		4		4		ns
t _{EA}	Input to Output Enable Delay[4, 9]		20		25		25		30	ns
ter	Input to Output Disable Delay[4, 9]		20		25		25		30	ns
tpZX	Pin 14 Enable to Output Enable Delay[4, 10]		15		20		20		25	ns
tpXZ	Pin 14 Disable to Output Disable Delay [4, 10]		15		20		20		25	ns
twH	Input Clock Width High[6, 8]	10		10	-	10		12		ns
twL	Input Clock Width Low[6, 8]	10		10		10		12		ns
t _{IOH}	Output Data Stable Time from Input Register Clock Input ^[8, 14]	3		3		4		4		ns
t _{IOH} -t _{IH}	Output Data Stable Time This Device Minus I/P Reg Hold Time Same Device [11, 12, 14]	0		0		0		0		ns
t _{OH} -t _{IH} 33X	Output Data Stable Time Minus I/P Reg Hold Time 7C330 & 7C332 Device[13, 14]	0		0		0		0		ns
tpE	External Clock Period (t _{ICO} + t _{IS})[8]	23		28		29		34		ns
f _{MAX1}	Maximum External Operating Frequency (1/(t _{ICO} + t _{IS})) ^[8]	43.4	-	35.7		34.4		29.4		MHz
f _{MAX2}	Maximum Frequency Data Path[8]	50.0		40.0		40.0		33.3		MHz

Notes:

- 7. Refer to Figure 8 configuration 1.
- 8. Refer to Figure 8 configuration 2.
- 9. Refer to Figure 8 configuration 3.
- 10. Refer to Figure 8 configuration 4.
- 11. Refer to Figure 8 configuration 5.

- 12. This specification is intended to guarantee that configuration 5 of Figure 8 with input registered feedback can be operated with all input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
- This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C332. This specification is met for the devices noted operating at the same ambient temperature and at the same power supply voltage. These parameters are tested periodically by sampling of production product.
- 14. Preliminary specifications.

Switching Waveforms



0134-10

Notes:

- 15. Because OE can be controlled by the \overline{OE} product term, input signal polarity for control of OE can be of either polarity. Internally the product term OE signal is active high.
- 16. Since the input register clock polarity is programmable, the input clock may be rising or falling edge triggered.



AC Test Loads and Waveforms (Commercial)




Figure 4b

0134-8

Equivalent to: THÉVENIN EQUIVALENT (Commercial)

Figure 4a

Parameter

0UTPUT 0 2.00V = V_{THC}

 $\mathbf{v}_{\mathbf{X}}$

Equivalent to: THÉVENIN EQUIVALENT (Military)

Output Waveform-Measurement Level

OUTPUT O \sim 0 2.02V = V_{THM}


- V_{OL}

0134-15

 $t_{PXZ}(-)$ 1.5V 0134-12 2.6V $t_{PXZ}(+)$ VOL 0134-13 $t_{PZX}(+)$ V_{thc} - V_{ОН} 0134-14 V_{thc} $t_{PZX}(-)$ 0134-15 $t_{ER}(-)$ 1.5V ٧x 0134-12 $t_{ER}(+)$ 2.6V VOL 0134-13 $t_{EA}(+)$ V_{thc} 0134-14 $t_{EA}(-)$ V_{thc}


Figure 4c. Test Waveforms and Measurement Levels






CY7C332 Logic Diagram (Upper Half)





CY7C332 Logic Diagram (Lower Half)





4-110



Ordering Information

I _{CC1} (max)	t _{ICO} /t _{PD} (ns)	t _{IS} (ns)	t _{IH} (ns)	Ordering Code	Package Type	Operating Range
120	20	3	3	CY7C332-20PC	P21	Commercial
				CY7C332-20WC	W22	
				CY7C332-20JC	J64	
150	25	4	4	CY7C332-25DMB	D22	Military
				CY7C332-25WMB	W22	ļ
				CY7C332-25LMB	L64	
				CY7C332-25TMB	T74	
				CY7C332-25QMB	Q64	
120	25	3	3	CY7C332-25PC	P21	Commercial
		ļ		CY7C332-25WC	W22	}
				CY7C332-25JC	J64	
150	30	4	4	CY7C332-30DMB	D22	Military
				CY7C332-30WMB	W22	
		}		CY7C332-30LMB	L64	
				СҮ7С332-30ТМВ	T74	
				CY7C332-30QMB	Q64	



Multiple Array MatriX High Density EPLDs

Features

- Erasable, user-configurable CMOS EPLDs capable of implementing high density custom logic functions
- Advanced 0.8 micron doublemetal CMOS EPROM technology
- Multiple Array MatriX
 Architecture optimized for speed, density and straightforward design implementation
 - Typical clock frequency = 50 MHz
 - Programmable Interconnect Array (PIA) simplifies routing
 - Flexible Macrocells increase utilization
 - Programmable clock control
 - Expander product terms implement complex logic functions
- MAX+PLUSTM development system eases design
 - Runs on IBM PC/ATTM and compatible machines
 - Hierarchical schematic capture with 7400 series TTL and custom Macrofunctions
 - State machine and Boolean entry
 - Graphical delay path calculator
 - Automatic error location
 - Timing simulation
 - Graphical interactive entry of waveforms

General Description

The Cypress Multiple Array MatriX (MAXTM) family of EPLDs provides a user-configurable, high-density solution to general purpose logic integration requirements. With the combination of innovative architecture and state of the art process, the MAX EPLDs offer LSI density, without sacrificing speed.

The MAX architecture makes it ideal for replacing large amounts of TTL SSI and MSI logic. For example, a 74161 counter utilizes only 3% of the 128 Macrocells available in the CY7C342. Similarly, a 74151 8 to 1 multiplexer consumes less than one percent of the over 1,000 product terms in the CY7C342. This allows the designer to replace 50 or more TTL packages with just one MAX EPLD. The family comes in a range of densities, shown below. By standardizing on a few MAX building blocks, the designer can replace hundreds of different 7400 series part numbers currently used in most digital systems.

The family is based on an architecture of flexible Macrocells grouped together into Logic Array Blocks (LABs). Within the LAB is a group of additional product terms called Expander Product Terms. These Expanders are used and shared by the Macrocells, allowing complex functions, up to 35 product terms, to be easily implemented in a single Macrocell. A Programmable Interconnect Array (PIA) globally

routes all signals within devices containing more than one LAB. This architecture is fabricated on the Cypress advanced 0.8 micron double layer metal CMOS EPROM process, yielding devices with 3 times the integration density at twice the system clock speed of the largest current generation EPLD.

The density and flexibility of the CY7C340 family is accessed using the MAX + PLUS development system. A PC based design system, MAX + PLUS is optimized specifically for the CY7C340 family architecture, providing efficient design processing within the time it takes to erase an EPLD. A hierarchical schematic entry mechanism is used to capture the design. State Machine, Truth Table and Boolean Equation entry mechanisms are also supported, and may be mixed with schematic capture. The powerful Design Processor performs minimization and logic synthesis, then automatically fits the design into the desired EPLD. Design verification is done using a timing simulator, which provides full A.C. simulation, along with an interactive graphic waveform editor package to speed waveform creation and debugging. During design processing a sophisticated automatic error locator shows exactly where the error occurred by popping the designer back into the schematic at the exact error location.

MAX Family Members

Feature	CY7C344	CY7C343	CY7C345	CY7C342
Macrocells	32	64	128	128
MAX Flip-Flops	32	64	128	128
MAX Latches[1]	64	128	256	256
MAX Inputs ^[2]	23	35	35	59
MAX Outputs	16	28	28	52
Packages	28D 28J	44J 40D	44J 40D	68J 68G

Key: D-DIP

J- J-Lead Chip Carrier

G-Pin Grid Array

2. With one output.

PAL® is a registered trademark of Monolithic Memories Inc. $BM^{\mathfrak{D}}$ is a registered trademark of International Business Machines Corporation. BM PC/ATTM is a trademark of International Business Machines Corporation. $MAXT^{\mathfrak{M}}$ and $MAX+PLUS^{TM}$ are trademarks of Altera Corporation. Drawings courtesy of Altera Corporation.

^{1.} When all Expander Product Terms are used to implement latches.






Figure 1. Key MAX Features



Functional Description

The Logic Array Block

The Logic Array Block, shown in Figure 2, is the heart of the MAX architecture. It consists of a Macrocell Array, Expander Product Term Array, and an I/O Block. The number of Macrocells, Expanders, and I/O vary, depending upon the device used. Global feedback of all signals is

provided within an LAB, giving each functional block complete access to the LAB resources. The LAB itself is fed by the Programmable Interconnect Array and dedicated input bus. The feedbacks of the Macrocells and I/O pins feed the PIA, providing access to them by other LABs in the device. The CY7C340 family EPLDs having a single LAB use a global bus, and a PIA is not needed.




Figure 2. LAB Block Diagram



The MAX Macrocell

Traditionally, PLDs have been divided into either PLA (programmable AND, programmable OR), or PALTM (programmable AND, fixed OR) architectures. PLDs of the latter type provide faster input-to-output delays, but can be inefficient due to fixed allocation of product terms. Statistical analysis of PLD logic designs has shown that 70% of all logic functions (per Macrocell) require 3 product terms or less.

The Macrocell structure of MAX has been optimized to handle variable product term requirements. As shown in Figure 3, each Macrocell consists of a product term array and a configurable register. In the Macrocell, combinatorial logic is implemented with 3 product terms OR'ed together, which then feeds an XOR gate. The second input to the XOR gate is also controlled by a product term, providing the ability to control active high or active low logic. The MAX + PLUS software will also use this gate to implement complex mutually exclusive-OR arithmetic logic functions, or to do DeMorgan's Inversion, reducing the number of product terms required to implement a function.

If more product terms are required to implement a given function, they may be added to the Macrocell from the Expander Product Term Array. These additional product terms may be added to any Macrocell, allowing the designet to build gate intensive logic, such as address decoders, adders, comparators, and complex state machines, without using extra Macrocells.

The register within the Macrocell may be programmed for either, D, T, JK, or SR operation. It may alternately be configured as a flow-through latch for minimum input to output delays, or by-passed entirely for purely combinatorial logic. In addition, each register supports both asynchronous preset and clear, allowing asynchronous loading of counters or shift registers, as found in many standard TTL functions. These registers may be clocked with a synchronous system clock, or clocked independently from the logic array.




Figure 3. Macrocell Block Diagram



Functional Description (Continued)

Expander Product Terms

The Expander Product Terms, as shown in Figure 4, are fed by the Dedicated Input Bus, the Programmable Interconnect Array, the Macrocell Feedback, Expanders themselves, and the I/O pin feedbacks. The outputs of the Expanders then go to each and every product term in the Macrocell Array. This allows Expanders to be "shared" by the product terms in the Logic Array Block. One Expander may feed all Macrocells in the LAB, or even multiple product terms in the same Macrocell. Since these Expanders feed the secondary product terms (Preset, Clear, Clock, and Output Enable) of each Macrocell, complex logic functions may be implemented without utilizing another Macrocell. Likewise, Expanders may feed and be shared by other Expanders, to implement complex multi-level logic and input latches.




Figure 4

The I/O Block

Separate from the Macrocell Array is the I/O Control Block of the LAB. Figure 5 shows the I/O block diagram. The tristate buffer is controlled by a Macrocell product term, and drives the I/O pad. The input of this buffer comes from a Macrocell within the associated LAB. The feedback path from the I/O pin may feed other blocks within the LAB, as well as PIA.

By decoupling the I/O pins from the flip-flops, all the registers in the LAB are "buried", allowing the I/O pins to be used as dedicated outputs, Bi-directional outputs or as additional dedicated inputs. Therefore, applications requiring many buried flip-flops, such as counters, shift registers, and state machines, no longer consume both the Macrocell register and the associated I/O pin, as in earlier devices.




Figure 5. I/O Control

The Programmable Interconnect Array

A major problem which has limited PLD density and speed has been signal routing, i.e. getting signals from one Macrocell to another. For smaller devices, a single array is used and all signals are available to all Macrocells. But, as the devices increase in density, the number of signals being routed becomes very large, increasing the amount of silicon used for interconnections. Also, because the signal must be global, the added loading on the internal connection path reduces the overall speed performance of the device. The MAX architecture solves these problems. It is based on the concept of small, flexible Logic Array Blocks, which, in the larger devices, are interconnected by a Programmable Interconnect Array, or PIA.

The Programmable Interconnect Array solves interconnect limitations by routing only the signals needed by each LAB. The architecture is designed so that every signal on the chip is within the PIA. The PIA is then programmed to give each LAB access to the signals that it requires. Consequently, each LAB receives only the signals needed. This effectively solves any routing problems that may arise in a design, without degrading the performance of the device. Unlike masked or programmable gate arrays, which induce variable delays dependent on routing, the PIA has a fixed from point to point. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic.



Functional Description (Continued)

Family Members

The CY7C340 family is an entire set of modular building blocks, optimized for high speed and high density. Listed below are the 4 current members of the family.

CY7C342

- 128 Macrocells in 8 LABs
- 8 dedicated inputs, 52 bi-directional I/O pins
- Programmable Interconnect Array
- Available in 68-pin JLCC, PLCC and PGA

The 128 Macrocells in the CY7C342 are divided into 8 Logic Array Blocks, 16 per LAB. There are 256 Expander Product Terms, 32 per LAB, to be used and shared by the Macrocells within each LAB. Each LAB is interconnected with a Programmable Interconnect Array, allowing all signals to be routed throughout the chip.

The speed and density of the CY7C342 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 series TTL logic, to complex controllers and multi-function chips. With greater than 25 times the functionality of 20-pin PLDs, the CY7C342 allows the replacement of over 50 TTL devices. By replacing large amounts of logic, the CY7C342 reduces board space, part count, and increases system reliability.




Figure 6. CY7C342 Block Diagram

Inputs	I/O Pins	LABs	Macrocells per LAB	Total Macrocells	Expanders	PIA
8	52	8	16	128	256	Yes



CY7C345

- 128 Macrocells in 8 LABs
- 8 dedicated inputs, 28 bi-directional I/O pins
- 256 Expander Product Terms
- Programmable Interconnect Array
- Available in 40-pin CDIP, PDIP, and 44-pin JLCC or PLCC

The CY7C345 packs the same LSI density of the CY7C342 into a smaller, 40-pin DIP or 44-pin JLCC package. Designed for applications in which large amounts of logic

must be packed into a very small area, the CY7C345 is ideally suited for applications which require large amounts of buried logic.

It has the same number of Macrocells and expanders as the CY7C345, and a Programmable Interconnect Array to allow communications between the LABs. Each LAB has an I/O block, with LABs A, D, E and H having 4 Bi-directional tri-stateable I/O pins, and the rest having 3 I/O pins. Like all other EPLDs in the MAX family, these I/O pins support dual feedback. In this way any Macrocells may be buried, with only the output of Macrocells needed off-chip connected to I/O pins.




Figure 7. CY7C345 Block Diagram

0138-8

Inputs	I/O Pins	LABs	Macrocells per LAB	Total Macrocells	Expanders	PIA
8	28	8	16	128	256	Yes



CY7C343

- 64 MAX Macrocells in 4 LABs
- 8 dedicated inputs, 28 tri-stateable, bi-directional I/O pins
- Programmable Interconnect Array
- Available in 40-pin CDIP, PDIP, and 44-pin JLCC, PLCC

The CY7C343 block diagram is shown in *Figure 8*. It has 16 Macrocells and 32 Expander Product Terms in each of its 4 Logic Array Blocks. Decoupled from the Macrocells

in the LABs, each I/O control block has 7 I/O pins. Therefore, if each I/O pin was fed by a Macrocell, there are still 9 buried Macrocells per LAB that may be used for embedded logic. The signals generated within each LAB are routed to every LAB through the Programmable Interconnect Array.

The CY7C343 is perfect for designs with large I/O requirements, along with healthy amounts of buried logic. Excellent for a wide range of applications, the CY7C343 can reduce board space by absorbing large amounts of glue logic. Due to the large number of I/O pins, 16-bit data paths are no problem.




Figure 8. CY7C343 Block Diagram

Inputs	I/O Pins	LABs	Macrocells per LAB	Total Macrocells	Expanders	PIA
8	28	4	16	64	128	Yes



CY7C344

- High performance, high density replacement for TTL, 74HC, and custom logic
- 32 Macrocells, 64 Expander Product Terms in one LAB
- 8 dedicated inputs, 16 I/O pins
- Small outline 28-pin 300 mil CDIP, PDIP, or 28-pin JLCC, PLCC package

Available in a 28-pin 300 mil DIP or JLCC, the CY7C344 represents the densest EPLD of this size. 8 dedicated inputs and 16 bi-directional I/O pins communicate to one Logic Array Block. In the CY7C344 LAB there are 32

Macrocells and 64 Expander Product Terms. Figure 9 shows that even if all of the I/O pins are being driven by Macrocells, there are still 16 "buried" Macrocells available. All inputs, Macrocells and I/O pins are interconnected within the LAB.

The speed and density of the CY7C344 makes it a natural for all types of applications. With just this one device, the designer can implement complex state machines, registered logic, and combinatorial "glue" logic, without using multiple chips. This architectural flexibility allows the CY7C344 to replace multi-chip TTL solutions, whether they are synchronous, asynchronous, combinatorial, or all three.

0138-12




Figure 9. CY7C344 Block Diagram

NI-4..

Figures within () pertain to J-leaded packages.

Inputs	I/O Pins	LABs	Macrocells per LAB	Total Macrocells	Expanders	PIA
8	16	1	32	32	64	No



MAX + PLUSTM Development System

General Description

The MAX+PLUS Development System represents a complete hardware and software solution for implementing designs in the Cypress CY7C340 family of EPLDs.

MAX+PLUS is a sophisticated Computer Aided Design (CAD) system that includes design entry, design simulation, and device programming. Hosted on an IBM PC/AT or compatible machine. MAX+PLUS gives the designer the tools to quickly and efficiently implement complex logic designs. A block diagram is shown in Figure 10.

Designs are entered in MAX + PLUS using a hierarchical graphic editor. This editor has such features as multiple windows, multiple zoom levels, unlimited hierarchy levels, symbol editing, and a library of 7400 series devices in addition to basic SSI gate and register primitives. Also available is a Timing Calculator, in which the designer may pick two places in the schematic, and the software will display typical timing between those two points. Boolean Equation, Netlist, State Machine, and Truth Table entry mechanisms

may be used in conjunction with the graphic editor, giving added flexibility to the design environment.

In addition to a hierarchical design environment, MAX+PLUS has a sophisticated processing engine to exploit the CY7C340 family architecture. MAX+PLUS uses an advanced logic synthesizer and heuristic rules to process a design into a file for programming and/or simulation.

MAX+PLUS features a powerful event-driven simulator which displays typical timing results in an interactive waveform editor display. In this waveform editor, input vector waveforms may be directly modified and a new simulation run immediately.

Unlike most design environments, MAX+PLUS is unified, with all sections controlled by the Supervisor and Data Base Manager. By unifying the software, MAX+PLUS can offer an automatic error locator. If a design rule has been violated, the error processor will list an error message, the probable cause, and pop the designer into the schematic to the exact node where the mistake was made.




Figure 10. MAX + PLUS Block Diagram



MAX + PLUS Development System (Continued)

Design Entry

Design entry is easily accomplished with MAX+PLUS. MAX+PLUS provides multiple entry mechanisms, including traditional Boolean equation entry. Also available are State Machine and Truth Table entry, using a high-level state machine language. Because the CY7C340 family of EPLDs offer the designer large amounts of logic capability, a Hierarchical Graphic Editor has been provided to ease the design process.

Graphic Editor

The hierarchical design approach used by the graphic editor allows the designer to work with either a top-down or a bottom-up approach. The top down method allows the designer to start with a high level block diagram, and then move down and design each block individually. The bottom up method allows the simulation and verification of small building blocks, which may then be pieced together into a final design.

The Graphic Editor is mouse driven and uses pull down menus or single keystrokes to enter commands. Aiding in the design task is a library of 7400 series MSI and SSI logic gates. The designer may use these and/or create his own custom symbols. Custom functions are easily created in the hierarchy by first designing the function. Then a symbol is made, which represents that schematic. In this way a custom function may be used in multiple places in the current design, or saved and used in subsequent designs.

The function of any symbol created may be defined using graphic entry, state machine, Boolean, or truth table descriptions. This provides a wide range of flexibility for the designer, allowing Boolean equations to be combined with state machine entry in a hierarchical schematic.

The timing calculator within the graphic editor gives the designer instant feedback concerning timing delays inherent in a path. By placing two probes on different parts of the schematic, the designer immediately knows the worst case timing of the processed design. This is a valuable addition for design debugging and documentation.

Design Processor

After the design is entered, a push of the mouse button invokes the powerful MAX+PLUS processor. First a netlist is extracted from the comlete hierarchical design. During the extraction process, design rules are checked for any errors, and if errors are found, the error processor leads the designer directly to the schematic location where the error occurred. The extracted design is placed in the database, and the design is ready to be processed.

The versatile MAX architecture, with its Expander Product Terms and mutual exclusivity, requires a dedicated processor to take optimal advantage of the MAX features, one that does much more than simplify logic. The logic synthesizer in MAX + PLUS uses several knowledge-based synthesis rules to factor and map logic onto the multi-level MAX architecture. It will then choose the mapping approach that ensures the most efficient use of the silicon

resources. The synthesizer will also remove any unused logic or registers from the design.

The next module in the design processor is the fitter. Its function is similar to a placement and router used in semicustom gate arrays. Using heuristic rules, it takes the synthesized design and optimally places it within the chosen CY7C340 EPLD. With the larger devices, it also routes the signals across the Programmable Interconnect Array, freeing the designer from interconnection issues.

Timing Simulator

Rounding out the software offering is a powerful timing simulator to aid in the verification and debugging of designs. The simulator is a graphical, event driven software package that yields true, worst case timings based upon user-defined input vectors.

Waveforms may be viewed using a Graphical Waveform Editor, which allows graphical definitions and editing of input waveforms. The designer can define his input waveform using the mouse to draw the actual waveform as a function of time. There are also powerful waveform editing commands, all menu driven, to aid in the development of the input vectors. Such options as pre-defining, copying and repeating waveforms are all available to the user. If graphical definition is not desired, there is a powerful vector description language for developing input vectors.

The simulator itself has all the capabilities one would expect from this type of design environment. Observing buried nodes, accessing flip-flop control inputs, and initializing and forcing nodes to specified values are all available within the timing simulator. The user may also specify breakpoints during the simulation itself, and execute subroutines dependent upon the breakpoints. All of these tools aid the designer in verifying and debugging the design, even before breadboarding.

The simulator also has advanced A.C. timing detection. The software will warn the user when setup and hold times to flip flops are being violated, and when there is oscillation present in the simulation. Also, the user may define a minimum pulse width, in which any pulse within the design that is smaller than a certain size will be classified as a glitch and the designer will be informed.

Supervisor and Error Processor

All facets of the MAX + PLUS system are overseen by the Supervisor and Data Base Manager. By tying all of the software together, the designer has a unified operational environment. All the software has the same "look and feel", so that complex commands and languages are not needed.

Automatic error processing is an added benefit of this approach. If an error occurs during the processing of the design, the software will automatically tell the user what the error is, and the probable cause.

Then, by pressing a single key, the software will automatically go the schematic in the graphic editor and pinpoint the location of the error.



Ultra High Speed State Machine EPLD

Features

- High speed: 125 MHz internal processing
 - Multiple, concurrent processes
 - Multiway branch or join
 - Full input field decode
- 32 synchronous macrocells
- Skew-controlled, OR output array
 - Outputs are sum of states like PLA
 - 3 ns skew overall
- Metastable hardened input registers
 - 10 year MTBF metastable
 - Configurable as 0, 1 or 2
 - Clock enables on all input registers
- 8 to 12 inputs, 10 to 14 outputs, 1 clock
- Programmable clock doubler and conditioner
 - 'Squares up' input clock
- Security fuse

- Space saving 28 pin slim-line DIP package; also available in 28 pin PLCC
- Low power
 140 mA max at 125 MHz
- UV-eraseable and reprogrammable
- Programming and operation 100% testable

Product Characteristics

The CY7C361 is a CMOS eraseable, programmable logic device (EPLD) with very high speed sequencing and arbitration capabilities.

Applications include: cache and I/O subsystem control for high speed microprocessor based systems, control of high speed numeric processors, and control of asynchronous systems including dataflow organizations.

An onboard clock doubler and conditioning circuit allows the device to operate at 125 MHz based on a 62.5 MHz input reference. The same circuit guards against asymmetric clock wave-


forms and thus allows for the use of a clock with an imperfect duty cycle. The CY7C361 has two arrays which serve in function similar to the arrays in a PLA except that the registers are placed between the two arrays and the long feedback path of the PLA is eliminated.

In the CY7C361, the state information is contained in 32 macrocells sandwiched between the input and output arrays. The current state information is fed back in time to keep up with the 125 MHz operating frequency.

The output array performs an OR function over the state macrocell outputs. The signals from the output array are connected to 14 outputs; in addition they are connected to 3 groups of input macrocells to act as clock enables.

Input Macrocells

The CY7C361 has 12 input macrocells. Each macrocell can be configured to have 0, 1 or 2 registers in the path of the input data. In the configuration





Product Characteristics (Continued)

where there is no input register, the setup time requirement is largest. In the single register configuration, the setup time is less than half. The double register configuration is used for asynchronous inputs.




Figure 1. Input Macrocell

0165-3

Input Register Enables

The input macrocells are divided into 3 groups, each of which has a register clock enable signal coming from the output array. The purpose of the enable signal is to allow the inputs to be sampled at times controlled by the state of the device.

There is one enable signal per group of input macrocells. The assignment of enable signal node numbers to input macrocell groups is as follows:

Input Nodes	Enable Node
3, 5, 6, 9	29
10,11,12,13	30
1, 2, 14, 15	31

When the enable node is true, data is clocked into the registers of the input macrocells on the rising edge of the internal global clock.

Metastable Immunity

A high level of metastable immunity is afforded in the double register configuration. The CY7C361 input registers are of fast CMOS and resolve inputs in a minimal amount of time. With all inputs switching at the maximum frequency, one metastable event capable of violating the setup time window of the second input register occurs every 10 years. The probability of failure for the configured state machine is much lower than this calculation suggests, because there are more registers in the device and thus more decision time is allowed. No state machine failures due to metastable phenomena will be observed if the maximum frequency and double register operating mode are used.

The CY7C361 is thus a superior device for constructing state machines requiring arbitration.

Input Array

The input array has 41 condition decoders: one global reset decoder, 8 local reset decoders, and 32 macrocell decoders. The array has 44 true/complement inputs or 88 inputs in total; for speed reasons, the feedback signals are folded.

Folding or partitioning of the feedback part of the array reduces the number of inputs per decoder to 56. Because of the way the feedback signals are used, this array reduction has minimal impact on utility.

The CY7C361 condition decoder is shown in Figure 2. In a conventional PLA or PAL device, only PRODUCT 1 would be present in the first array and the output and feedback would be encoded by a second programmable or fixed OR array. The speed of state machines made from these conventional devices is limited mainly by the feedback path.




Figure 2. Condition Decoder

The Condition Decoder of the CY7C361 forms a product of a product and a sum over the input field. Since there is immediate feedback information in the input field, multiway fork and join operations can be performed using this type of condition decoder. State transitions can be made in half the time because there is no "state encoding" delay.

State Machine Macrocells





Figure 3. CY7C361 Macrocell

The CY7C361 has 32 state Macrocells. The state Macrocells each have a single condition decode and share a common clock and global reset condition. For each 4 macrocell group there is a local reset condition.

There are 3 Macrocell configurations, named START, TERMINATE and TOGGLE. The purpose of the START configuration is to create a "token" based on a condition decode. The purpose of the TERMINATE configuration is to capture a token and maintain it until a particular condition is decoded, then terminate the token. The TOGGLE configuration is used to make counters.



The start configuration is shown in Figure 4.

The start configuration creates a token at the leading edge of the condition decode or C_IN. The token is represented by a true output on the macrocell register going to the output array and back as feedback to the input array. The CY7C361 consists of multiple machines or processes running concurrently, each with zero, one or more tokens active at a given time. As the output field is independent, the programmed pattern in the two arrays is one to one translatable to microcode. The microcode is concurrent in operation


In addition to the main register going to the array, there is an R-S latch in the feedback path. The purpose of the R-S latch is to convert the input condition to a pulse.



Product Characteristics (Continued)

In operation, the start macrocell starts from a reset condition (array input = FALSE). When a condition decode "fires" or a token carries in (C_IN), the register output (Q going to array) goes true for exactly one cycle. The OR of the condition decode and the C_IN signal must go FALSE before the start configuration can "fire" again.


Configuration bit C2 is used in all state macrocells to select C_0 OUT to be active (C2 = 1) or inactive (C2 = 0).



C0,C1 = 1,0: TERMINATE
Figure 5

Figure 5 shows the terminate configuration which is used to maintain state tokens until a condition occurs.

In operation, the terminate configuration "captures" a token via. C—IN and the OR gate. The condition decode is normally false or 0 so the token circulates and the register stays set. When the condition decode "fires", the register resets.



The third configuration, TOGGLE, is for counting and signalling. If the condition decode or the C_IN signal is true, then the register will toggle. The TOGGLE configuration is intended to make counters and state machines with simple control requirements.

There is one local reset signal for each group of 4 macrocells. The local reset condition decoders will only work with TOGGLE configurations.

The Output Section

There are 3 types of outputs: normal, bidirectional and Mealy. All 3 types can function as normal outputs, but two types—the bidirectional type and the Mealy type—can be used for other purposes. The bidirectional type can be used as an input and the Mealy type can be used as a fast combinational output.

The different types of output structures are shown in Figure 7. Note that the only output type that has configuration information to be programmed is the Mealy type.




Figure 7. Output Types

A normal output signal from the device is a boolean sum of a subset of the macrocell outputs. The subset selection is programmed into the output array. The number of state machines in the device, and the output mappings of each are determined by the user. The architecture is thus "horizontally divisible" and offers advantages in coding efficiency and event response time over the non-divisible architec-

A normal output pin is low asserted. The output gate performs an OR function over the flip-flop outputs of the state macrocells. The OR function includes only the outputs which are programmably connected to the OR line in the output array. When none of the connected state macrocell flip-flops are in the true or set condition, the output is high. If any connected macrocell flip-flop is asserted (or true) then the OR gate function is true and the output pin is low.

tures found in most PLA and sequencer types.

Forcing a false condition is easily accomplished by not connecting any state macrocells to the OR line. To force a true condition, line 33 (labelled $V_{\rm CC}$) is included in the output array. Any OR line connected to line 33 will be permanently true which will cause a normal output to be low.

The bidirectional outputs are I/O pins which may be used as either inputs or outputs. Under state machine control, these pins may be tristated and used as inputs or outputs depending on how the OE term is programmed.

Each bidirectional output has an OE or output enable control and an associated input path to the first array. The OE control is an OR term from the output array which enables the output when the OR function is true. Thus, an OE which has its OR term connected to line 33 will turn the output on permanently.

The Mealy outputs are designed to implement the fastest possible path between an input to the device and an output. Functions are available which combine the OR term and an input signal. These functions, XOR, AND, and OR, with true or negated assertion levels, are useful for data strobes and semaphore operations where signalling occurs depending on the state, but independent of a signal transition.

The AND and OR functions can be used to gate data strobe signals by the state. The XOR function can be used to implement 2 cycle signalling, which is used in self-timed systems to minimize signalling delays. If these functions are not needed, then the Mealy outputs can be configured as normal outputs.




Figure 8a. CY7C361 Block Diagram (Upper Half)






Figure 8b. CY7C361 Block Diagram (Lower Half)







Figure 9. AC Timing Waveforms

Pin Configuration



0165-2



PLD Programming Information

Introduction

PLDs or Programmable Logic Devices provide an attractive alternative to logic implemented with discrete devices. Because the primary requirements for this logic has been to provide high performance and increased functional density, in the past all programmable logic functions have been implemented in a bipolar technology. Bipolar technology uses a fuse for the programming mechanism. The fuses are intact when the product is delivered to the user, and may be programmed once, then read and used indefinitely. The fuses are literally blown using a high current supplied by a programming system. Programming or blowing a fuse is a one time event, once blown the fuse is forever open. A fuse therefore may not be tested to see that it will blow or program properly before it is delivered to the user. This difficulty in testing fuses for programming results in less than 100% programming yield in the field, and this fallout falls into three categories.

A certain percentage of the product simply fails to program. These devices are easily identified, and may be returned for replacement. A small percentage of the product will program and verify correctly, but fail to function properly as a logic element. This can happen because, without programming each location, the connection between the programmed cell and the logic it is to control cannot be verified. Some programmers can test for this condition through the use of a set of test vectors for each unique code or part. Additional material will be lost, however, even if a structured set of test vectors is used due to the device functioning too slow. This failure is much more subtle and can only be found by 100% AC testing of the programmed device, or worse yet by troubleshooting an assembled board or system.

Cypress PLDs use an EPROM programming mechanism. This technology has been available since the early 1970's, however, as with most MOS technologies, the emphasis has been on density, not performance. CMOS at Cypress is as fast as or faster than Bipolar and coupled with EPROM programming, offers a viable alternative to bipolar programmable logic from a performance point of view. In addition, CMOS EPROM technology offers other overwhelming advantages. EPROM cells are programmed by injecting charge on an electrically isolated gate which causes the transistor to be permanently turned off. This mechanism may be reversed by irradiating the cell with ultraviolet light. This feature totally changes the testing philosophy and provides a new feature for the user. All programmable cells may now be tested by the manufacturer prior to delivery to the customer. This provides an easy methodology to certify programming, functionality, and performance. With built in test arrays, functionality and performance may be tested even if the device is packaged in a non-windowed package. Devices packaged in a windowed package may be programmed and erased indefinitely providing the designer a tool for the development of his logic without throwing away devices that are programmed incorrectly as the design proceeds.

Programmable Technology

EPROM Process Technology

EPROM technology employs a floating or isolated gate between the normal control gate and the source/drain region of a transistor. This gate may be charged with electrons during the programming operation and when charged with electrons, the transistor is permanently turned off. When uncharged (the transistor is unprogrammed) the device may be turned on and off normally with the control gate. The state of the floating gate, charged or uncharged, is permanent because the gate is isolated in an extremely pure oxide. The charge may be removed if the device is irradiated with ultraviolet energy in the form of light. This ultraviolet light allows the electrons on the gate to recombine and discharge the gate. This process is repeatable and therefore can be used during the processing of the device, repeatedly if necessary, to assure programming function and performance.

Two Transistor Cells

In order to provide an EPROM cell that is as fast as the fuse technology employed in bipolar processes, Cypress uses a two transistor EPROM cell. One transistor is optimized for reliable programming, and one transistor is optimized for high speed. The floating gates are connected such that charge injected on the floating gate of the programming transistor is conducted to the read transistor biasing it off.

Programming Algorithm Byte Addressing and Programming

All Cypress Programmable Logic Devices are addressed and programmed on BYTE or EXTENDED BYTE basis where an EXTENDED BYTE is a field that is as wide as the output path of the device. Each device or family of devices has a unique address map which is available in the product data sheet. Each BYTE or EXTENDED BYTE is written into the addressed location from the pins that serve as the output pins in normal operation. To program a cell, a "1" or HIGH is placed on the input pin and a "0" or LOW is placed on pins corresponding to cells that are not to be programmed. Data is also read from these pins in parallel for verification after programming. A "1" or HIGH during program verify operation indicates an unprogrammed cell, while a "0" or LOW indicates that the cell accessed has been programmed.

Blank Check

Before programming all Programmable Logic Devices may be checked in a conventional manner to determine that they have not been previously programmed. This is accomplished in a program verify mode of operation by reading the contents of the array. During this operation, a "1" or HIGH output indicates that the addressed cell is unprogrammed, while a "0" or LOW indicates a programmed cell



PLD Programming Information (Continued)

Programming The Data Array

Programming is accomplished by applying a supervoltage to one pin of the device causing it to enter the programming mode of operation. This also provides the programming voltage for the cells to be programmed. In this mode of operation, the address lines of the device are used to address each location to be programmed, and the data is presented on the pins normally used for reading the contents of the device. Each device has a READ/WRITE pin in the programming mode. This signal causes a write operation when switched to a supervoltage, and a read operation when switched to a logic "0" or LOW. In the logic HIGH state "1" the device is in a program inhibit condition and the output pins are in a high impedance state. During a WRITE operation, the data on the output pins is written into the addressed array location. In a READ operation the contents of the addressed location are present on the output pins and may be verified. Programming therefore is accomplished by placing data on the output pins, and writing it into the addressed location. Verification of data is accomplished by examining the information on the output pins during a READ operation.

The timing for actual programming is supplied in the unique programming specification for each device.

Phantom Operating Modes

All Cypress Programmable Logic Devices contain a PHANTOM ARRAY for the purposes of post assembly testing. This array is accessed, programmed and operated in a special PHANTOM mode of operation. In this mode, the normal array is disconnected from control of the logic, and in its place the PHANTOM ARRAY is connected. In normal operation the PHANTOM ARRAY is disconnected and control is only via the normal array. This special feature allows every device to be tested for both functionality and performance after packaging and, if desired, by the user before programming and use. The PHANTOM modes are entered through the use of supervoltages and are unique for each device or family of devices. See specific data sheets for details.

Special Features

Cypress Programmable Logic devices, depending on the device, have several special features. For example the security mechanism defeats the verify operation and therefore secures the contents of the device against unauthorized tampering or access. In advanced devices such as the PAL C 22V10, PLD C 20G10, and the CY7C330 the MACRO-CELLs are programmable through the use of the architecture bits. This allows the user to more effectively tailor the device architecture to his unique system requirements. These features are also programmed though the use of EPROM cells. Specific programming is detailed in the device data sheet.

Programming Support

Programming support for Cypress CMOS Programmable Logic Devices is available from a number of programmer manufacturers, some of which are listed as follows. The hardware module version number listed is the earliest version qualified by Cypress. Any subsequent version is also qualified unless otherwise specifically noted.

Data I/O Corporation 10525 Willows Rd. N.E. P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444

Dat	Data I/O 29B				lapters:
LOGI	CPAK VO)4		PT	Generic
Cypress Part Number	Generic Part Number	Cod	mily e and 10ut	303A-009 Revision	303A-011A/B Revision
PALC16R8	16R8 [1]	28	24	V03	V01
PALC16R6	16R6 [1]	28	24	V03	V01
PALC16R4	16R4 [1]	28	24	V03	V01
PALC16L8	16L8 [1]	28	17	V03	V01
PALC22V10	22V10	28	28	V04	V01
PLDC20G10	20G10	28	56	V04	V01
PLDC20G10	20R4	28	65	V04	V02
PLDC20G10	20R6	28	66	V04	V02
PLDC20G10	20R8	28	27	V04	V02
PLDC20G10	20L8	28	26	V04	V01
PLDC20G10	20L10	28	6	V04	V01
PLDC20G10	20L2	28	5	V04	V02
PLDC20G10	18L4	28	4	V04	V01
PLDC20G10	16L6	28	3	V04	V01
PLDC20G10	14L8	28	2	V04	V01
PLDC20G10	12L10	28	1	V04	V01
CY7C330	7C330	28	1A	V06	V01

Note:

1. Requires Design Adapter 100.

Data I/O Model 60A, 60H						
Cypress Part Number	Generic Part Number	Family Code and Pinout		Revision		
PALC16R8	16R8	28	24	V05		
PALC16R6	16 R 6	28	24	V05		
PALC16R4	16R4	28	24	V05		
PALC16L8	16L8	28	17	V05		
PALC22V10	22V10	28	28	V08		
PLDC20G10	20G10	28	56	V08		

					
Cypress Part Number	Generic Part Number	Family Code and Pinout	Revision		
PALC16R8	16R8		2.0		
PALC16R6	16 R 6		2.0		
PALC16R4	16R4	Menu	2.0		
PALC16L8	16L8	Driven	2.0		
PALC22V10	22V10		2.0		
PLDC20G10	20G10		2.0		



PLD Programming Information (Continued)

Stag Microsystems 1600 Wyatt Dr. Santa Clara, CA 95054 (408) 988-1118 STAG ZL32 Rev. 30A03

STAG PPZ Zm2200 Rev. 18

ZL32 Rev				
Cypress Part Number	Generic Part Number	Family Code and Pinout		
PALC16R8 PALC16R6 PALC16R4 PALC16L8	16R8 16R6 16R4 16L8	Menu Driven		
PALC22V10	22V10	1		

Cypress Semiconductor Inc. 3901 North First Street San Jose, CA 95134 (408) 943-2600

Cypress CY3000	Cypress CY3000 QuickPro Rev. PLD 2.0					
Cypress Part Number	Y- 1					
PALC16R8	16 R 8					
PALC16R6	16 R 6					
PALC16R4	16R4					
PALC16L8	16L8					
PALC22V10	22V10					
PLDC20G10	20G10					
PLDC20G10	20R4					
PLDC20G10	20 R 6					
PLDC20G10	20R8					
PLDC20G10	20L8	Menu				
PLDC20G10	20L10	Driven				
PLDC20G10	20L2					
PLDC20G10	18 L 4					
PLDC20G10	16 L 6					
PLDC20G10	14L8					
PLDC20G10	12L10					
PLD20RA10	20RA10					
CY7C330	7C330					
CY7C331	7C331					
CY7C332	7C332					

Digelec Corporation 1602 Lawrence Ave. Suite 113 Ocean, NJ 07712 (201) 493-2420

DIGELEC 803 FAM-52 Rev. A-6.0				
Cypress Part Number	Generic Part Number	Family Code and Pinout	Adapter Rev. A-3	
PALC16R8 PALC16R6 PALC16R4 PALC16L8 PALC22V10	16R8 16R6 16R4 16L8 22V10	Menu Driven	DA-53 DA-53 DA-53 DA-53 DA-53	

ABELTM is a trademark of Data I/O Corporation. CUPLTM is a trademark of Assisted Technology. ISDATA® is a registered trademark of ISDATA GmbH. LOG/iCTM is a trademark of ISDATA GmbH.

Logical Devices Inc. 1321 N.W. 65th Place Ft. Lauderdale, FL 33309 (305) 974-0975

Logical Devices	ALLPRO Rev. V1.4	
Cypress Part Number	Generic Part Number	Family Code and Pinout
PALC16R8	16R8	Menu Driven
PALC16R6	16 R 6	
PALC16R4	16R4	
PALC16L8	16L8	
PALC22V10	22V10	

Kontron Electronics 1230 Charleston Road Mountain View, CA 94039-7230 (415) 965-7020

Kontron EPP 80 UPM-P			
Cypress Part Number	Generic Part Number	Family Code and Pinout	
PALC16R8 PALC16R6 PALC16R4 PALC16L8 PALC22V10	16R8 16R6 16R4 16L8 22V10	Menu Driven	

Third Party Development Software	Supported Devices:
ABELTM	PALC16R8
Data I/O Corporation	PALC16R6
10525 Willows Rd. N.E.	PALC16R4
P.O. Box 97046	PALC16L8
Redmond, WA	PALC22V10
98073-9746	PLDC20G10
(206) 881-6444	CY7C330
CUPLTM	PALC16R8
Assisted Technology	PALC16R6
1290 Parkmoor Ave.	PALC16R4
San Jose, CA 95126	PALC16L8
(800) 523-5207	PALC22V10
(800) 628-8748 CA	CY7C330
LOG/iCTM	PALC16R8
ISDATA GmbH	PALC16R6
Haid-und-Neu-Strasse 7	PALC16R4
D-7500 Karlsruhe 1 West Germany	PALC16L8
(0721) 69 30 92	PALC22V10
	CY7C330
	CY7C331

	PRODUCT ENFORMATION	1
	STATIC RAMS	2
	PROMS ====================================	3
	EPLDS	4
	LOGIC	5
3 /	RISC ====================================	6
	MODULES	7
	ECL	8
		U
	MILITARY	9
	BRIDGEMOS ====================================	10
	QUICKPRO	11
	PLD TOOLKIT	12
	QUALITY AND	13
	RELIABILITY	
	APPLICATION BRIEFS	14
	PACKAGES	15



Section Contents

LOGIC

Device Number	Description	Page Number
CY2901C	CMOS 4-Bit Slice	
CY2909A	CMOS Microprogram Sequencer	
CY2911A	CMOS Microprogram Sequencer	
CY2910A	CMOS Microprogram Controller	
CY3341	64 x 4 FIFO Serial Memory	5-19
CY7C401	Cascadeable 64 x 4 FIFO	
CY7C402	Cascadeable 64 x 5 FIFO	
CY7C403	Cascadeable 64 x 4 FIFO with Output Enable	
CY7C404	Cascadeable 64 x 5 FIFO with Output Enable	5-24
CY7C408A	Cascadeable 64 x 8 FIFO with Output Enable	5-34
CY7C409A	Cascadeable 64 x 9 FIFO	5-34
CY7C420	Cascadeable 512 x 9 FIFO	5-48
CY7C421	Cascadeable 512 x 9 FIFO	5-48
CY7C424	Cascadeable 1024 x 9 FIFO	5-48
CY7C425	Cascadeable 1024 x 9 FIFO	
CY7C428	Cascadeable 2048 x 9 FIFO	5-48
CY7C429	Cascadeable 2048 x 9 FIFO	
CY7C510	16 x 16 Multiplier Accumulator	5-60
CY7C516	16 x 16 Multiplier	
CY7C517	16 x 16 Multiplier	
CY7C901	CMOS 4-Bit Slice	
CY7C909	Microprogram Sequencer	
CY7C911	Microprogram Sequencer	
CY7C910	Microprogram Controller	
CY7C9101	CMOS 16-Bit Slice	
CY7C9115	CMOS 16-Bit Microprogrammed ALU	5-138
CY7C9116	CMOS 16-Bit Microprogrammed ALU	
CY7C9117	CMOS 16-Bit Microprogrammed ALU	5-138



Section Contents

LOGIC

Device Number	Description	Page Number
CY2901C	CMOS 4-Bit Slice	
CY2909A	CMOS Microprogram Sequencer	
CY2911A	CMOS Microprogram Sequencer	
CY2910A	CMOS Microprogram Controller	
CY3341	64 x 4 FIFO Serial Memory	5-19
CY7C401	Cascadeable 64 x 4 FIFO	
CY7C402	Cascadeable 64 x 5 FIFO	
CY7C403	Cascadeable 64 x 4 FIFO with Output Enable	5-24
CY7C404	Cascadeable 64 x 5 FIFO with Output Enable	
CY7C408A	Cascadeable 64 x 8 FIFO with Output Enable	
CY7C409A	Cascadeable 64 x 9 FIFO	
CY7C420	Cascadeable 512 x 9 FIFO	
CY7C421	Cascadeable 512 x 9 FIFO	
CY7C424	Cascadeable 1024 x 9 FIFO	
CY7C425	Cascadeable 1024 x 9 FIFO	
CY7C428	Cascadeable 2048 x 9 FIFO	
CY7C429	Cascadeable 2048 x 9 FIFO	
CY7C510	16 x 16 Multiplier Accumulator	
CY7C516	16 x 16 Multiplier	
CY7C517	16 x 16 Multiplier	
CY7C901	CMOS 4-Bit Slice	
CY7C909	Microprogram Sequencer	
CY7C911	Microprogram Sequencer	
CY7C910	Microprogram Controller	
CY7C9101	CMOS 16-Bit Slice	
CY7C9115	CMOS 16-Bit Microprogrammed ALU	
CY7C9116	CMOS 16-Bit Microprogrammed ALU	
CY7C9117	CMOS 16-Bit Microprogrammed ALU	5-138



CMOS Four-Bit Slice

Features

- Pin compatible and functional equivalent to AMD AM2901C
- · Low power
- V_{CC} margin
 5V ± 10%
 - All parameters guaranteed over commercial and military operating temperature range
- Eight function ALU
 Performs eight operations on
 two 4-bit operands
- Expandable Infinitely expandable in 4-bit increments
- Four status flags
 Carry, overflow, negative, zero

ESD protection
 Capable of withstanding greater than 2000V static discharge voltage

Functional Description

The CY2901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY2901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.


The CY2901, as illustrated in the block diagram, consists of a 16-word by 4-bit dual-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.

The operation performed is determined by nine input control lines (I_0 to I_8) that are usually inputs from an instruction register.

The CY2901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full-look ahead carry or a ripple carry.

The CY2901 is a pin compatible, functional equivalent, improved performance replacement for the AM2901.

The CY2901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000V and achieves superior performance at a low power dissipation.



Selection Guide See last page for ordering information.

Read Modify-Write Cycle (Min.) in ns	Operating I _{CC} (Max.) in mA	Operating Range	Part Number
31	140	Commercial	CY2901C
32	180	Military	CY2901C



Maximum Ratings

Pin Definitions

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to $+125$ °C
Supply Voltage to Ground Potential (Pin 10 to Pin 30)0.5V to $+7.0V$
DC Voltage Applied to Outputs
in High Z State
DC Input Voltage $\dots -3.0V$ to $+7.0V$
Output Current into Outputs (Low)30 mA

Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015)	
Latchup Current (Outputs)	>200 mA

Operating Range

Range	Ambient Temperature	$v_{\rm cc}$	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[1]	-55°C to +125°C	5V ± 10%	

Description

I_{6.7.8} indicates a shift left (UP) operation the

I/O Outputs: When the destination code on lines

Note:

Signal Name I/O

 RAM_3

1. TA is the "instant on" case temperature.

numbers.

zero (positive logic).

Signal Name	I/O	Description
A ₀ -A ₃	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal)
		A port.
B ₀ -B ₃	I	These 4 address lines select one of the registers in the stack and output is contents on the (internal) B port. This can also be the destination address
		when data is written back into the register file.
I ₀ -I ₈	Ι	These 9 instruction lines select the ALU data sources (I _{0, 1, 2}), the operation to be performed
		$(I_{3, 4, 5})$ and what data is to be written into either the Q register or the register file $(I_{6, 7, 8})$.
$D_0 - D_3$	I	These are 4 data input lines that may be selected by the I _{0, 1, 2} lines as inputs to the ALU.
Y ₀ -Y ₃	0	These are three-state data output lines that, when enabled, output either the output of the ALU or
		the data in the A latches, as determined by the
ŌĒ	I	code on the I ₆ , 7, 8 lines. Output Enable. This is an active LOW input that
		controls the Y_0 - Y_3 outputs. When this signal is LOW the Y outputs are enabled and when it is
	_	HIGH they are in the high impedance state.
CP	Ι	Clock Input. The LOW level of the clock writes data to the 16 x 4 RAM. The HIGH level of the
		clock writes data from the RAM to the A-port and B-port latches. The operation of the Q
		register is similar. Data is entered into the master
		latch on the LOW level of the clock and transferred from master to slave when the clock is
		HIGH.
\mathbf{Q}_3	I/O	These two lines are bidirectional and are
RAM ₃		controlled by the I _{6, 7, 8} inputs. Electrically they are three-state output drivers connected to the TTL compatible CMOS inputs.
		- ·

(Cont.)		three-state outputs are enabled and the MSB of
		the Q register is output on the Q ₃ pin and the
		MSB of the ALU output (F ₃) is output on the
		RAM 3 pin.
		Inputs: When the destination code indicates a
		shift right (DOWN) the pins are the data inputs
		to the MSB of the Q register and the MSB of the
		RAM.
Q_0	1/0	These two lines are bidirectional and function in a
RAM_0	_, _	manner similar to the Q ₃ and RAM ₃ lines, except
141 111-10		that they are the LSB of the Q register and RAM.
Cn	I	The carry-in to the internal ALU.
C_{n+4}	_	The carry-out from the internal ALU.
$\frac{C_n + 4}{G, P}$	ő	-
G, P	U	The carry generate and the carry propagate
		outputs of the ALU, which may be used to
		perform a carry look-ahead operation over the 4
	_	bits of the ALU.
OVR	О	Overflow. This signal is logically the exclusive-
		OR of the carry-in and the carry-out of the MSB
		of the ALU. This pin indicates that the result of
		the ALU operation has exceeded the capacity of
		the machine. It is valid only for the sign bit and
		assumes two's complement coding for negative

F = 0 O Open collector output that goes HIGH if the data on the ALU outputs (F₀, 1, 2, 3) are all LOW. It indicates that the result of an ALU operation is

O The most significant bit of the ALU output.

 \mathbf{F}_3



Electrical Characteristics Over Commercial and Military Operating Range $^{[3]}$ V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V

Parameters	Description	Test Condition	ons	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.$ $I_{OH} = -3.4 \text{ mA}$		2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min.$ $I_{OL} = 20 \text{ mA Commercial}$ $I_{OL} = 16 \text{ mA Military}$		-	0.4	V
$\mathbf{v}_{\mathbf{IH}}$	Input HIGH Voltage			2.0	v_{cc}	V
v_{IL}	Input LOW Voltage			-3.0	0.8	v
I _{IH}	Input HIGH Current	$V_{CC} = Max.$ $V_{IN} = V_{CC}$			10	μΑ
I _{IL}	Input LOW Current	$V_{CC} = Max.$ $V_{IN} = GND$			-10	μΑ
I _{OH}	Output HIGH Current	$V_{CC} = Min.$ $V_{OH} = 2.4V$		-3.4		mA
I _{OL}	Output LOW Current	V _{CC} = Min.	Commercial	20		mA
TOL	Output Low Current	$V_{OL} = 0.4V$	Military	16		mA
I _{OZ}	Output Leakage Current	$V_{CC} = Max.$ $V_{OUT} = GND \text{ to } V_{CC}$		-40	+40	μ Α μ Α
I_{SC}	Output Short Circuit Current[1]	$V_{CC} = Max.$ $V_{OUT} = 0V$		-30	-85	mA
I _{CC}	Supply Current	V _{CC} = Max.	Commercial		140	mA
100	Supply Current	TOC IVIAN.	Military		180	mA

Capacitance^[2]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1 MHz$	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pr

Notes:


Notes:

- 1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. See the last page of this specification for Group A subgroup testing information.

Output Loads used for AC Performance Characteristics



All outputs except open drain



1. $C_L = 50 \, pF$ includes scope probe, wiring and stray capacitance.

- 2. $C_L = 5 pF$ for output disable tests.
- 3. Loads shown above are for commercial (20 mA) IOL specifications

	Commercial Milita	
\mathbf{R}_1	203Ω	252Ω
R ₂	148Ω	174Ω



CY2901C Guaranteed Commercial Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial (0°C to 70°C) operating temperature range with $V_{\rm CC}$ varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See previous page for loading circuit information.

This data applies to parts with the following numbers: CY2901CPC CY2901CDC CY2901CLC

Cycle Time and Clock Characteristics

CY2901-	C
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	31 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	32 MHz
Minimum Clock LOW Time	15 ns
Minimum Clock HIGH Time	15 ns
Minimum Clock Period	31 ns

For faster performance see CY7C901-23 specification.

Combinational Propagation Delays. $C_L = 50 pF$

To Output	Y	F ₃	$C_n + 4$	G, ₽	$\mathbf{F} = 0$	OVR	RAM ₀	Q_0
From Input	_	13	\ \text{Cn } \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0,1		OVK	RAM ₃	Q ₃
A, B Address	40	40	40	37	40	40	40	-
D	30	30	30	30	38	30	30	_
C _n	22	22	20	·—	25	22	25	
I ₀₁₂	35	35	35	37	37	35	35	1
I ₃₄₅	35	35	35	35	38	35	35	-
I ₆₇₈	25	_	_	-			26	26
A Bypass ALU $(I = 2XX)$	35	_		_	_		_	_
Clock _	35	35	35	35	35	35	35	28

Set-up and Hold Times Relative to Clock (CP) Input

	CP:			<u></u>
Input	Set-up Time Before H → L	Hold Time After H → L	Set-up Time Before L → H	Hold Time After L \rightarrow H
A, B Source Address	15	1 (Note 3)	30, 15 + tpwL (Note 4)	. 1
B Destination Address	15	← Do No	t Change →	1
D .	_	-	25	0
C _n	_		20	0
I ₀₁₂	_	_	30	0
I ₃₄₅		_	30	0
I ₆₇₈	10	← Do No	t Change →	0
RAM ₀ , 3,Q ₀ , 3		_	12	0

Output Enable/Disable Times

Output disable tests performed with C_L = 5 pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY2901C	ŌĒ	Y	23	23

Notes:

- 1. A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the clock H → L transition occurs.



CY2901CDMB

CY2901C Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Military ($-55^{\circ}\mathrm{C}$ to $+125^{\circ}\mathrm{C}$) operating temperature range with $V_{\rm CC}$ varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" of this data sheet for loading circuit information.

This data applies to parts with the following numbers:

Cycle Time and Clock Characteristics^[5]

CY2901-	C
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	32 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	31 MHz
Minimum Clock LOW Time	15 ns
Minimum Clock HIGH Time	15 ns
Minimum Clock Period	32 ns

For faster performance see CY7C901-27 specification.

Combinational Propagation Delays $C_L = 50 pF^{[5]}$

To Output	v	F ₃	$C_n + 4$	G, P	$\mathbf{F} = 0$	OVR	RAM ₀	Q ₀
From Input	•	-3	⊘ n , ∓	"," "			RAM ₃	Q ₃
A, B Address	48	48	48	44	48	48	48	_
D	37	37	37	34	40	37	37	_
Cn	25	25	21	_	28	25	28	_
I ₀₁₂	40	40	40	44	44	40	40	_
I ₃₄₅	40	40	40	40	40	40	40	_
I ₆₇₈	29	-	_	_		_	29	29
A Bypass ALU (I = 2XX)	40		_	_	_	_	_	_
Clock _	40	40	40	40	40	40	40	33

Set-up and Hold Times Relative to Clock (CP) Input^[5]

	CP: —			<i>_</i>
Input	Set-up Time Before H → L	Hold Time After H → L	Set-up Time Before L → H	Hold Time After L → H
A, B Source Address	15	2 (Note 3)	30, 15 + tpwL (Note 4)	2
B Destination Address	15	← Do No	t Change →	2
D	_	_	25	0
C _n			20	0
I ₀₁₂	_	********	30	0
I ₃₄₅	_	_	30	0
I ₆₇₈	10	← Do No	t Change →	0
RAM _{0, 3} ,Q _{0, 3}			12	0

Output Enable/Disable Times^[5]

Output disable tests performed with C_L = 5 pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY2901C	ŌĒ	Y	25	25

Notes:

- 1. A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the clock H → L transition occurs.
- See the last page of this specification for Group A subgroup testing information.



Ordering Information

Read Modify- Write Cycle (ns)	Ordering Code	Package Type	Operating Range
31 31	CY2901CPC CY2901CDC	P17 D18	Commercial Commercial
32	CY2901CDMB	D 18	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IH}	1,2,3
I_{IL}	1,2,3
I _{OH}	1,2,3
I _{OL}	1,2,3
I_{OZ}	1,2,3
I_{SC}	1,2,3
I _{CC}	1,2,3

Cycle Time and Clock Characteristics

Parameters	Subgroups
Minimum Clock LOW Time	7,8,9,10,11
Minimum Clock HIGH Time	7,8,9,10,11

Combinational Propagation Delays

Parameters	Subgroups
From A, B Address to Y	7,8,9,10,11
From A, B Address to F3	7,8,9,10,11
From A, B Address to C _{n + 4}	7,8,9,10,11
From A, B Address to \overline{G} , \overline{P}	7,8,9,10,11
From A, B Address to $F = 0$	7,8,9,10,11
From A, B Address to OVR	7,8,9,10,11
From A, B Address to RAM _{0, 3}	7,8,9,10,11
From D to Y	7,8,9,10,11
From D to F ₃	7,8,9,10,11
From D to C _{n+4}	7,8,9,10,11
From D to \overline{G} , \overline{P}	7,8,9,10,11
From D to $F = 0$	7,8,9,10,11
From D to OVR	7,8,9,10,11
From D to RAM _{0, 3}	7,8,9,10,11

Combinational Propagation Delays (Continued)

Parameters	Subgroups
From C _n to Y	7,8,9,10,11
From C _n to F3	7,8,9,10,11
From C_n to C_{n+4}	7,8,9,10,11
From C_n to $F = 0$	7,8,9,10,11
From C _n to OVR	7,8,9,10,11
From C _n to RAM _{0, 3}	7,8,9,10,11
From I ₀₁₂ to Y	7,8,9,10,11
From I ₀₁₂ to F ₃	7,8,9,10,11
From I ₀₁₂ to C _{n+4}	7,8,9,10,11
From I ₀₁₂ to \overline{G} , \overline{P}	7,8,9,10,11
From I_{012} to $F = 0$	7,8,9,10,11
From I ₀₁₂ to OVR	7,8,9,10,11
From I ₀₁₂ to RAM _{0, 3}	7,8,9,10,11
From I ₃₄₅ to Y	7,8,9,10,11
From I ₃₄₅ to F ₃	7,8,9,10,11
From I ₃₄₅ to C _n + 4	7,8,9,10,11
From I ₃₄₅ to \overline{G} , \overline{P}	7,8,9,10,11
From I_{345} to $F = 0$	7,8,9,10,11
From I ₃₄₅ to OVR	7,8,9,10,11
From I ₃₄₅ to RAM _{0, 3}	7,8,9,10,11
From I ₆₇₈ to Y	7,8,9,10,11
From I ₆₇₈ to RAM _{0, 3}	7,8,9,10,11
From I ₆₇₈ to Q _{0, 3}	7,8,9,10,11
From A Bypass ALU to Y $(I = 2XX)$	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock T to F3	7,8,9,10,11
From Clock of to C _n + 4	7,8,9,10,11
From Clock \mathcal{I} to \overline{G} , \overline{P}	7,8,9,10,11
From Clock \mathcal{I} to $F = 0$	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock of to RAM _{0, 3}	7,8,9,10,11
From Clock \mathcal{I} to Q _{0, 3}	7,8,9,10,11



Set-up and Hold Times Relative to Clock (CP) Input

Parameters	Subgroups
A, B Source Address Set-up Time Before H → L	7,8,9,10,11
A, B Source Address Hold Time After H → L	7,8,9,10,11
A, B Source Address Set-up Time Before L → H	7,8,9,10,11
A, B Source Address Hold Time After L → H	7,8,9,10,11
B Destination Address Set-up Time Before H → L	7,8,9,10,11
B Destination Address Hold Time After H → L	7,8,9,10,11
B Destination Address Set-up Time Before L → H	7,8,9,10,11
B Destination Address Hold Time After L → H	7,8,9,10,11
D Set-up Time Before L → H	7,8,9,10,11

Parameters	Subgroups
D Hold Time After L \rightarrow H	7,8,9,10,11
C_n Set-up Time Before L \longrightarrow H	7,8,9,10,11
C_n Hold Time After $L \rightarrow H$	7,8,9,10,11
I_{012} Set-up Time Before L \longrightarrow H	7,8,9,10,11
I ₀₁₂ Hold Time After L → H	7,8,9,10,11
I ₃₄₅ Set-up Time Before L → H	7,8,9,10,11
I ₃₄₅ Hold Time After L → H	7,8,9,10,11
I ₆₇₈ Set-up Time Before H → L	7,8,9,10,11
I ₆₇₈ Hold Time After H → L	7,8,9,10,11
I ₆₇₈ Set-up Time Before L → H	7,8,9,10,11
I ₆₇₈ Hold Time After L → H	7,8,9,10,11
RAM ₀ , RAM ₃ , Q ₀ , Q ₃ Set-up Time Before L \rightarrow H	7,8,9,10,11
RAM ₀ , RAM ₃ , Q ₀ , Q ₃ Hold Time After L \rightarrow H	7,8,9,10,11

Document #: 38-00008-B



CMOS Micro Program Sequencers

Features

- Fast
 - CY2909A/11A has a 40 ns (min.) clock to output cycle time; commercial
 - CY2909/11 has a 40 ns (min.) clock to output cycle time; military
- Low power
 - I_{CC} (max.) = 70 mA commercial
 - $I_{CC} (max.) = 90 mA$ military
- V_{CC} margin
 - $-5V \pm 10\%$
 - All parameters guaranteed over commercial and military operating temperature range
- Expandable Infinitely expandable in 4-bit increments

- ESD protection
 Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functional equivalent to AMD AM2909A/AM2911A


Description

The CY2909A and CY2911A are highspeed, four-bit wide address sequencers intended for controlling the sequence of execution of microinstructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4 bit increments. Both devices are implemented in high performance CMOS for optimum speed and power.

The CY2909A can select an address from any of four sources. They are:

1) a set of four external direct inputs (D_i); 2) external data stored in an internal register (R_i); 3) a four word deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs (Y_i) can be OR'ed with an external input for conditional skip or branch instructions. A ZERO input line forces the outputs to all zeros. The outputs are three state, controlled by the Output Enable (OE) input.

The CY2911A is an identical circuit to the CY2909A, except the four OR inputs are removed and the D and R inputs are tied together. The CY2911A is available in a 20-pin, 300-mil package. The CY2909 is available in a 28-pin, 600-mil package.





Maximum Ratings

(Above which the useful life may	be impaired. For user	guidelines, not tested.)
----------------------------------	-----------------------	--------------------------

(Above which the useful life may be impaired. For user guide
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage

Static Discharge Voltage (per MIL-STD-883 Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

O ker merrig =			
Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[3]	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Co	Test Conditions			Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	-2.6 mA (Comm.)	2.4		V
VOH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	-1.0 mA (Mil.)	2.4		v
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 10$	6.0 mA		0.4	v
V _{IH}	Input High Voltage			2.0	v_{cc}	v
v_{iL}	Input Low Voltage			-2.0	0.8	v
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$ Output Disabled		-20	+20	μΑ
I _{OS}	Output Short Circuit Current ^[1]	V _{CC} = Max.	$V_{OUT} = GND$	-30	-85	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		70	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		90	


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	P ²

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.

AC Test Loads and Waveforms



OUTPUT O R2 INCLUDING JIG AND SCOPE 0066-6

ALL INPUT PULSES 3.0 V 90%

Figure 1a

Figure 1b

	Commercial	Military
\mathbf{R}_1	254Ω	258Ω
R ₂	187Ω	216Ω

Figure 2




Switching Characteristics Over Operating Range^[4]

	29	909A 911A	2	909A 911A	Units
		mercial	M	ilitary	
Minimum Clock Low Time		20		20	ns
Minimum Clock High Time		20		20	ns
MAXIMUM COMBINATIONA	L PROPAGATION	ON DELAYS			
From Input To:	Y	$C_{N} + 4$	Y	$C_N + 4$	ns
D _i	17	22	20	25	ns
S ₀ , S ₁	29	34	29	34	ns
OR _i CY2909A	17	22	20	25	ns
C _N		14	_	16	ns
ZERO	29	34	30	35	ns
OE Low to Output	25	_	25	_	ns
OE High to High Z ^[5]	25	_	25		ns
Clock High, S_0 , $S_1 = LH$	39	44	45	50	ns
Clock High, S_0 , $S_1 = LL$	39	44	45	50	ns
Clock High, S_0 , $S_1 = HL$	44	49	53	58	ns
MINIMUM SET-UP AND HOI	LD TIMES (All T	imes Relative to C	lock LOW to HIC	GH Transition)	
From Input	Set-up	Hold	Set-up	Hold	
RE	19	4	19	5	ns
R _i [6]	10	4	12	5	ns
Push/Pop	25	4	27	5	ns
FE	25	4	27	5	ns
C _N	18	4	18	5	ns
Di	25	0	25	0	ns
OR _i (CY2909A)	25	0	25	0	ns
S ₀ , S ₁	25	0	29	0	ns
ZERO	25	0	29	0	ns

Notes:

0066-8

Switching Waveforms



^{5.} Output Loading as in Figure 1b.

^{6.} R_i and D_i are internally connected on the CY2911A. Use R_i set-up and hold times for D_i inputs.



Ordering Information

Ordering Code	Package Type	Operating Range
CY2909APC CY2909ADC CY2909ALC	P15 D16 L64	Commercial
CY2909ADMB CY2909ALMB	D16 L64	Military

Ordering Code	Package Type	Operating Range
CY2911APC	P5	Commercial
CY2911ADC	D6	
CY2911ALC	L61	
CY2911ADMB	D6	Military
CY2911ALMB	L61	·



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
Ios	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups					
Minimum Clock Low Time	7,8,9,10,11					
Minimum Clock High Time	7,8,9,10,11					
MAXIMUM COMBINATIONAL PROPAGATION DELAYS						
D _i to Y	7,8,9,10,11					
D _i to C _{N+4}	7,8,9,10,11					
S ₀ , S ₁ to Y	7,8,9,10,11					
S ₀ , S ₁ to C _{N+4}	7,8,9,10,11					
OR _i (CY2909A) to Y	7,8,9,10,11					
OR _i (CY2909A) to C _{N+4}	7,8,9,10,11					
C _N to C _{N+4}	7,8,9,10,11					
ZERO to C _{N+4}	7,8,9,10,11					
Clock High, S_0 , $S_1 = LH$ to Y	7,8,9,10,11					
Clock High, S_0 , $S_1 = LH$ to C_{N+4}	7,8,9,10,11					
Clock High, S ₀ , S ₁ = LL to Y	7,8,9,10,11					
Clock High, S_0 , $S_1 = LL$ to C_{N+4}	7,8,9,10,11					
Clock High, S_0 , $S_1 = HL$ to Y	7,8,9,10,11					
Clock High, S_0 , $S_1 = HL$ to C_{N+4}	7,8,9,10,11					

-,	ı
0,11	L
0,11	
0,11	Γ
0,11	
0,11	
0,11	Г
0,11	
0,11	Γ
0,11	
0,11	
0,11	ľ
0,11	
0,11	
0,11	
,	
0,11	

MINIMUM SET-UP AND HOLD TIMES **RE** Set-up Time 7,8,9,10,11 RE Hold Time 7,8,9,10,11 Push/Pop Set-up Time 7,8,9,10,11 Push/Pop Hold Time 7,8,9,10,11 FE Set-up Time 7,8,9,10,11 FE Hold Time 7,8,9,10,11 C_N Set-up Time 7,8,9,10,11 7,8,9,10,11 C_N Hold Time 7,8,9,10,11 Di Set-up Time Di Hold Time 7,8,9,10,11 OR_i (CY2909A) 7,8,9,10,11 Set-up Time OR_i (CY2909A) 7,8,9,10,11 Hold Time S₀, S₁ Set-up Time 7,8,9,10,11 S₀, S₁ Hold Time 7,8,9,10,11 **ZERO** Set-up Time 7,8,9,10,11 **ZERO** Hold Time 7,8,9,10,11

Parameters

Subgroups

Document #: 38-00009-B



CMOS Microprogram Controller

Features

- Fast
 - CY2910AC has a 50 ns (min.) clock cycle; commercial
 - CY2910AM has a 51 ns (min.) clock cycle; military
- Low power
 I_{CC} (max.) = 170 mA
- V_{CC} Margin 5V ±10% commercial and military
- Sixteen powerful microinstructions
- Three output enable controls for three-way branch
- Twelve-bit address word
- Four sources for addresses: microprogram counter (MPC), branch address bus, 9-word stack, internal holding register
- Internal 9-word by 12-bit stack
 The internal stack can be used
 for subroutine return address or
 data storage

- 12-bit Internal loop counter
- ESD protection
 Capable of withstanding over 2000 volts static discharge voltage
- Pin compatible and functional equivalent to Am2910A

Functional Description

The CY2910A is a stand-alone microprogram controller that selects, stores, retrieves, manipulates and tests addresses that control the sequence of execution of instructions stored in an external memory. All addresses are 12-bit binary values that designate an absolute memory location.


The CY2910A, as illustrated in the block diagram, consists of a 9-word by 12-bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit RC (Register/Counter), a 12-bit MPC (Microprogram Counter) and incrementer, a 12-bit wide by 4-input multiplexer

and the required data manipulation and control logic.

The operation performed is determined by four input instruction lines (I0–I3) that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the Y0–Y11 pins. Two additional inputs (CC and CCEN) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.

The CY2910A is a pin compatible, functional equivalent, improved performance replacement for the Am2910A.

The CY2910A is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection of over 2000 volts and achieves superior performance and low power dissipation.



Selection Guide

Clock Cycle (Min.) in ns	Stack Depth	Operating Range	Part Number
50	9 words	Commercial	CY2910AC
51	9 words	Military	CY2910AM



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C Ambient Temperature with Power Applied -55° C to $+125^{\circ}$ C Supply Voltage to Ground Potential

(Pin 10 to Pin 30).....-0.5V to +7.0V DC Voltage Applied to Outputs in High Z State....-0.5V to +7.0V

, not tested.)	
Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015)	
Latchup Current (Outputs)	>200 mA

Operating Range

Range	Range Ambient Temperature		
Commercial	0°C to +70°C	5V ± 10%	
Military ^[3]	-55°C to +125°C	5V ± 10%	

Electrical Characteristics Over Commercial and Military Operating Range [4]

 $V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V$

Parameter	Description	Test Condition	Min.	Max.	Units V	
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = \text{Min., } I_{\rm OH} = -1.6 \text{mA}$	2.4			
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8 mA$		0.5	v	
V _{IH}	Input HIGH Voltage		2.0	V _{CC}	v	
V _{IL}	Input LOW Voltage		-3.0	0.8	v	
I _{IH}	Input HIGH Current	$V_{CC} = Max., V_{IN} = V_{CC}$		10	μΑ	
I _{IL}	Input LOW Current	$V_{CC} = Max., V_{IN} = GND$		-10	μА	
Іон	Output HIGH Current	$V_{CC} = Min., V_{IH} = 2.4V$	-1.6		mA	
I _{OL}	Output LOW Current	$V_{CC} = Min., V_{OL} = 0.5V$	8		mA	
I _{OZ}	Output Leakage Current	$V_{CC} = Max.,$ $V_{OUT} = GND/V_{CC}$	-40	+ 40	μA μA	
I _{SC}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0V$		-85	mA	
I _{CC}	Supply Current	V _{CC} = Max.		170	mA	


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Notes:

- Not more than one output should be tested at a time. Duration of the short circuit should not exceed one second.
- Tested initially and after any design or process changes that may affect these parameters.

Output Load for AC Performance Characteristics




C_L = 50 pF includes scope probe, writing and stray capacitance.

 $C_L = 5 \text{ pF}$ for output disable tests.

- 3. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.

Switching Waveforms





Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY2910A over the commercial (0°C to +70°C) and the military (-55°C to +125°C) temperature ranges with $V_{\rm CC}$ varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels.

The inputs switch between 0V and 3V with signal transition rates of 1 Volt per nanosecond. All outputs have maximum DC current loads.

Clock Requirements [1, 4]

	Commercial	Military
Minimum Clock LOW	20	25
Minimum Clock HIGH	20	25
Minimum Clock Period I = 14	50	51
Minimum Clock Period I = 8, 9, 15 (Note 2)	50	50

Combinational Propagation Delays. $C_L = 50 pF^{[4]}$

To Output		Commercial			Military	
From Input	Y	PL, VECT, MAP	FULL	Y	PL, VECT, MAP	FULL
D0-D11	20	_	_	25		_
10-13	35	30		40	- 35	
CC	30	_	_	36	–	_
CCEN	30	-	_	36		
CP I = 8, 9, 15 (Note 2)	40	_	31	_	_	35
CP All Other I	40	_	31	46	_	35
OE (Note 3)	25 27		_	25 30	_	_

Minimum Set-up and Hold Times Relative to clock LOW to HIGH Transition. C_L = 50 pF^[4]

	Comm	ercial	Military		
Input	Set-up	Hold	Set-up	Hold	
$DI \rightarrow RC$	16	0	16	0	
$DI \rightarrow MPC$	30	0	30	0	
I0-I3	35	0	38	0	
CC	24	0	35	0	
CCEN	24	0	35	0	
CI	18	0	18	0	
RLD	19	0	20	0	

Notes:

- A dash indicates that a propagation delay path or set-up time does not exist.
- These instructions are dependent upon the register/counter. Use the shorter delay times if the previous instruction either does not change the register/counter or could only decrement it. Use the longer delay if the instruction prior to the clock was 4 or 12 or if RLD was LOW.
- 3. The enable/disable times are measured to a 0.5 Volt change on the output voltage level with $C_L=5\,\mathrm{pF}.$
- See the last page of this specification for Group A subgroup testing information.



Table of Instructions

			REG/	RESULT					
I ₃ -I ₀	I ₃ -I ₀ MNEMONIC	NAME	CNTR CON-	$FAIL$ $\overline{CCEN} = L \text{ and } \overline{CC} = H$		$\frac{\text{PASS}}{\text{CCEN}} = \text{H or } \overline{\text{CC}} = \text{L}$		REG/	ENABLE
			TENTS	Y	STACK	Y	STACK	CNTR	
0	JZ	Jump Zero	X	0	Clear	0	Clear	Hold	PL
1	CJS	Cond JSB PL	X	PC	Hold	D	Push	Hold	PL
2	JMAP	Jump Map	X	D	Hold	D	Hold	Hold	Мар
3	СЈР	Cond Jump PL	X	PC	Hold	D	Hold	Hold	PL
4	PUSH	Push/Cond LD CNTR	X	PC	Push	PC	Push	(Note 1)	PL
5	JSRP	Cond JSB R/PL	X	R	Push	D	Push	Hold	PL
6	CJV	Cond Jump Vector	X	PC	Hold	D_	Hold	Hold	Vect
7	JRP	Cond Jump R/PL	X	R	Hold	D	Hold	Hold	PL
8	RFCT	Repeat Loop,	≠0	F	Hold	F	Hold	Dec	PL
	RICI	CNTR ≠ 0	=0	PC	POP	PC	Pop	Hold	PL
9	RPCT	Repeat PL,	≠0	D	Hold	D	Hold	Dec	PL
,	RICI	CNTR ≠ 0	=0	PC	Hold	PC	Hold	Hold	PL_
10	CRTN	Cond RTN	X	PC	Hold	F	Pop	Hold	PL
11	СЈРР	Cond Jump PL & Pop	X	PC	Hold	D	Pop	Hold	PL
12	LDCT	LD Cntr & Continue	X	PC	Hold	PC	Hold	Load	PL
13	LOOP	Test End Loop	X	F	Hold	PC	Pop	Hold	PL
14	CONT	Continue	X	PC	Hold	PC	Hold	Hold	PL
15	TWB	Three-Way Branch	≠ 0	F	Hold	PC	Pop	Dec	PL
13	1 44 D	Timee-way Branch	=0	D	Pop	PC	Pop	Hold	PL

Notes:

H = HIGH

L = LOW

X = Don't Care

Ordering Information

Clock Cycle (ns)	Ordering Code	Package Type	Operating Range
50	CY2910ADC	D18	Commercial
	CY2910AJC	J67	
	CY2910ALC	L67	
	CY2910APC	P17	
51	CY2910ADMB	D18	Military
	CY2910ALMB	L67	

^{1.} If $\overline{CCEN} = L$ and $\overline{CC} = H$, hold; else load.



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IH}	1,2,3
I _{IL}	1,2,3
I _{OH}	1,2,3
I _{OL}	1,2,3
I _{OZ}	1,2,3
I _{SC}	1,2,3
I _{CC}	1,2,3

Clock Requirements

Parameters	Subgroups
Minimum Clock LOW	7,8,9,10,11

Combinational Propagation Delays

Parameters	Subgroups
From D0-D11 to Y	7,8,9,10,11
From I0-I3 to Y	7,8,9,10,11
From I0-I3 to PL, VECT, MAP	7,8,9,10,11
From CC to Y	7,8,9,10,11
From CCEN to Y	7,8,9,10,11
From CP (I = $8, 9, 15$) to $\overline{\text{FULL}}$	7,8,9,10,11
From CP (All Other I) to Y	7,8,9,10,11
From CP (All Other I) to FULL	7,8,9,10,11

Document #: 38-00010-B

Minimum Set-up and Hold Times

Parameters	Subgroups
DI → RC Set-up Time	7,8,9,10,11
DI → RC Hold Time	7,8,9,10,11
DI → MPC Set-up Time	7,8,9,10,11
DI → MPC Hold Time	7,8,9,10,11
I0-I3 Set-up Time	7,8,9,10,11
I0-I3 Hold Time	7,8,9,10,11
CC Set-up Time	7,8,9,10,11
CC Hold Time	7,8,9,10,11
CCEN Set-up Time	7,8,9,10,11
CCEN Hold Time	7,8,9,10,11
CI Set-up Time	7,8,9,10,11
CI Hold Time	7,8,9,10,11
RLD Set-up Time	7,8,9,10,11
RLD Hold Time	7,8,9,10,11



64 x 4 FIFO Serial Memory

Features

- 1.2/2 MHz data rate
- Fully TTL compatible
- Independent asynchronous inputs and outputs
- Direct replacement for PMOS 3341
- Expandable in word length and width
- CMOS for optimum speed/ power
- Capable of withstanding greater than 2000V electrostatic discharge

Functional Description

The 3341 is a 64-word x 4-bit First-In First-Out (FIFO) Serial Memory. The inputs and outputs are completely independent (no common clocks) making the 3341 ideal for asynchronous buffer applications.

Control signals are provided for both vertical and horizontal expansion.

The 3341 is manufactured using Cypress CMOS technology and is available in both ceramic and plastic packages.

Data Input

The four bits of data on the D_0 through D_3 inputs are entered into the first location when both Input Ready (IR) and Shift In (SI) are HIGH. This causes IR to go LOW but data will stay locked in the first bit location until both IR and SI are LOW. Then data will propagate to the second bit location, provided the location is empty. When data is transferred, IR will go HIGH indicating that the device is ready to accept new data. If the memory is full, IR will stay LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus, data will stack up at the end of the device while empty locations will "bubble" to the front. t_{BT} defines the time required for the first data to travel from the input to the output of a previously empty device, or for the first empty space to travel from the output to the input of a previously full device.


Data Output

When data has been transferred into the last cell, Output Ready (OR) goes HIGH, indicating the presence of valid data at the output pins Q_0 through Q_3 . The transfer of data is initiated when both the Output Ready output from the device and the Shift Out (SO) input to the device are HIGH. This causes OR to go LOW; output data, however, is maintained until both OR and SO are LOW. Then the content of the adjacent (upstream) cell (provided it is full) will be transferred into the last cell, causing OR to go HIGH again. If the memory has been emptied, OR will stay LOW.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least t_{BT}) or completely empty (Output Ready stays LOW for at least t_{BT}).

Reset

When Master Reset (MR) goes LOW, the control logic is cleared, and the data outputs enter a LOW state. When MR returns HIGH, Output Ready (OR) stays LOW, and Input Ready (IR) goes HIGH if Shift In (SI) was LOW.



Selection Guide

		3341	3341-2
Maximum Operating Frequency		1.2 MHz	2.0 MHz
Maximum Operating	Commercial	45	45
Current (mA)	Military	60	60



Maximum Ratings

(Above which the	he useful life may	be impaired. For user	guidelines, not tested.)
------------------	--------------------	-----------------------	--------------------------

(Above which the useful life may be impaired. For user guide
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V

Static Discharge Voltage	>2001V
(per MIL-STD-883 Method 3015)	

Latchup Current>200 mA

Operating Range

Range	Ambient Temperature	v_{ss}	V _{DD}	V _{GG} *
Commercial	0°C to +70°C	5V ± 10%	GND	NC
Military ^[3]	-55°C to +125°C	5V ± 10%	GND	NC

^{*}Internally Not Connected.

Electrical Characteristics Over the Operating Range^[4]

Output Current, into Outputs (Low)20 mA

Parameters	Description	Test Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{SS} = Min., I_{OH}$	= -0.3 mA	2.4		v
V _{OL}	Output LOW Voltage	$V_{SS} = Min., I_{OL}$	= 1.6 mA		0.4	v
V _{IH}	Input HIGH Voltage			2.0	V _{SS}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	v
I _{IX}	Input Leakage Current	$V_{DD} \leq V_{I} \leq V_{SS}$		-10	+ 10	μΑ
I _{OS}	Output Short Circuit Current[1]	$V_{SS} = Max., V_{OUT} = V_{DD}$			-90	mA
I _{DD}	Power Supply Current V _{SS} = Max., Commercial	V _{SS} = Max., Commercial			45	mA
עטי	1 ower suppry current	$I_{OUT} = 0 \text{ mA}$	Military	i	60	, ,,,,
I_{GG}	V _{GG} Current				0	mA


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	7	рF
C _{OUT}	Output Capacitance	$V_{SS} = 5.0V$	10	pr

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. T_A is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.


AC Test Loads and Waveforms




0004-3

Equivalent to:

THÉVENIN EQUIVALENT



0004-4






Switching Characteristics Over the Operating Range [4, 5]

Parameters	Description	Test	3:	341	33	41-2	Units
1 arameters	Description	Conditions	Min.	Max.	Min.	Max.	
f _{MAX}	Operating Frequency	Note 6		1.2		2	MHz
tPHSI	SI HIGH Time		80		80		ns
tpLSI	SI LOW Time		80		80		ns
t _{DD}	Data Setup to SI		0		0		ns
tHSI	Data Hold from SI		200		100		ns
t _{IR} +	Delay, SI HIGH to IR LOW		20	350	20	160	ns
t _{IR}	Delay, SI LOW to IR HIGH		20	450	20	200	ns
tphso	SO HIGH Time		80		80		ns
tPLSO	SO LOW Time		80		80		ns
tor+	Delay, SO HIGH to OR LOW		20	370	20	160	ns
tor-	Delay, SO LOW to OR HIGH		20	450	20	200	ns
t _{DA}	Data Setup to OR HIGH		0		0		ns
tDH	Data Hold from OR LOW		75		20		ns
t _{BT}	Bubble through Time			1000		500	ns
t _{MRW}	MR Pulse Width		400		200		ns
t _{DSI}	MR HIGH to SI HIGH		30		30		ns
tDOR	MR LOW to OR LOW			400		200	ns
tDIR	MR LOW to IR HIGH			400		200	ns

Notes:


Switching Waveforms

Data In Timing Diagram



0004-6

Data Out Timing Diagram



0004-7


^{5.} Test conditions assume signal transitions of 10 ns or less. Timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.

^{6.} $1/f_{MAX} > t_{PHSI} + t_{IR} -$, $1/f_{MAX} > t_{PHSO} + t_{OR} -$.



Switching Waveforms (Continued)

Master Reset Timing Diagram



Ordering Information

Ordering Code (1.2 MHz)	Package Type	Operating Range
CY3341PC CY3341DC	P1 D2	Commercial
CY3341DMB	D2	Military

Ordering Code (2 MHz)	Package Type	Operating Range
CY3341-2PC	P1	G
CY3341-2DC	D2	Commercial
CY3341-2DMB	D2	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
$I_{ m DD}$	1,2,3

Switching Characteristics

Parameters	Subgroups
f _{MAX}	7,8,9,10,11
^t PHSI	7,8,9,10,11
tPLSI	7,8,9,10,11
t _{DD}	7,8,9,10,11
t _{HSI}	7,8,9,10,11
t _{IR+}	7,8,9,10,11
t _{IR} _	7,8,9,10,11
tPHSO	7,8,9,10,11
tPLSO	7,8,9,10,11
tor+	7,8,9,10,11
tor-	7,8,9,10,11
t _{DA}	7,8,9,10,11
t _{DH} _	7,8,9,10,11
t _{BT}	7,8,9,10,11
t _{MRW}	7,8,9,10,11
t _{DSI}	7,8,9,10,11
tDOR	7,8,9,10,11
t _{DIR}	7,8,9,10,11

Document #: 38-00011-B



Cascadeable 64 x 4 FIFO and 64 x 5 FIFO

Features

- 64 x 4 (CY7C401 and CY7C403)
 64 x 5 (CY7C402 and CY7C404)
 High speed first-in first-out memory (FIFO)
- Processed with high-speed CMOS for optimum speed/power
- 25 MHz data rates
- 50 ns bubble-through time— 25 MHz
- Expandable in word width and/or length
- 5 volt power supply ±10% tolerance both commercial and military
- Independent asynchronous inputs and outputs
- TTL compatible interface
- Output enable function available on CY7C403 and CY7C404
- Capable of withstanding greater than 2001V electrostatic discharge

 Pin compatible with MMI 67401A/67402A

Functional Description

The CY7C401 and CY7C403 are asynchronous first-in first-out memories (FIFOs) organized as 64 four bit words. The CY7C402 and CY7C404 are similar FIFOs organized as 64 five bit words. Both the CY7C403 and CY7C404 have an Output Enable (OE) function.


The devices accept 4/5 bit words at the data input (DI_0-DI_n) under the control of the Shift In (SI) input. The stored words stack up at the output (DO_0-DO_n) in the order they were entered. A read command on the Shift Out (SO) input causes the next to last word to move to the output and all data shifts down once in the stack. The Input Ready (IR) signal acts as a flag to indicate when the input is ready to accept new data (HIGH), to indicate when the FIFO is full (LOW), and to provide a signal for cascading. The

Output Ready (OR) signal is a flag to indicate the output contains valid data (HIGH), to indicate the FIFO is empty (LOW), and to provide a signal for cascading.

Parallel expansion for wider words is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Serial expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready (IR) pin of the receiving device is connected to the Shift Out (SO) pin of the sending device, and the Output Ready (OR) pin of the sending device is connected to the Shift In (SI) pin of the receiving device.

Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operating frequencies. The 25 MHz operation makes these FIFOs ideal for high speed communication and controller applications.



Selection Guide

		7C401/2-5	7C40X-10	7C40X-15	7C40X-25
Maximum Shift Rate (MHz)		5	10	15	25
Maximum Operating	Commercial	75	75	75	75
Current (mA)	Military		90	90	90



Maximum Ratings (Above which the useful life may be impaired. For user guideline	es, not tested.)
Storage Temperature65°C to +150°C	Static Discha
Ambient Temperature with Power Applied55°C to +125°C	(per MIL-ST Latch-up Cu
Supply Voltage to Ground Potential0.5V to +7.0V	•
DC Voltage Applied to Outputs	Operating
in High Z State	Range
DC Input Voltage3.0V to +7.0V	-
Power Dissipation	Commerci
Output Current, into Outputs (Low)20 mA	Military ^{[3}

Static Discharge Voltage	>2001V
Latch-up Current >	200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ±10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)[4]

Dana	D	T C 3142	7C40X-	Units		
Parameters	Description	1 est Conditie	Test Conditions			
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm OH} = -4.0$	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$			
V _{OL}	Output LOW Voltage	$V_{\rm CC} = Min., I_{\rm OL} = 8.0 \mathrm{m}$	A		0.4	v
V _{IH}	Input HIGH Voltage		2.0	6.0	V	
V _{IL}	Input LOW Voltage		-3.0	0.8	v	
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$	-10	+10	μΑ	
V _{CD} [1]	Input Diode Clamp Voltage[1]					
Ioz	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , V _C Output Disabled (CY7C403	-50	+ 50	μΑ	
Ios	Output Short Circuit Current ^[2]	$V_{CC} = Max., V_{OUT} = GN$		-90	mA	
I _{CC} Power Supply Current	D	$V_{CC} = Max.,$	Commercial		75	mA
	Power Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		90	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 4.5V$	7	рг

Notes:


- The CMOS process does not provide a clamp diode. However, the FIFO is insensitive to -3V dc input levels and -5V undershoot pulses of less than 10 ns (measured at 50% point).
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 3. TA is the "instant on" case temperature.
- 4. See the last page of this specification for Group A subgroup testing information.
- 5. Tested initially and after any design or process changes that may affect these parameters.

Note:

For more information on FIFOs, please refer to the FIFO Application Brief in the Appendix of this book.



AC Test Load and Waveform






Figure 1a

Figure 1b

Equivalent to:

THÉVENIN EQUIVALENT

OUTPUT O 0 1.73 V

0014-6

Switching Characteristics Over the Operating Range [4, 6]

Parameters	Description	Test Conditions		01-5 02-5	7C4	0X-10	7C4	0X-15	7C40X-25 [12]		Units
		Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
fO	Operating Frequency	Note 7		5		10		15		25	MHz
t _{PHSI}	SI HIGH Time		20		20		20		11		ns
t _{PLSI}	SI LOW Time		45		30		25		20		ns
t _{SSI}	Data Setup to SI	Note 8	0		0		0		0		ns
t _{HSI}	Data Hold from SI	Note 8	60		40		30		20		ns
tDLIR	Delay, SI HIGH to IR LOW			75		40		35		21/22	ns
t _{DHIR}	Delay, SI LOW to IR HIGH			75		45		40		28/30	ns
t _{PHSO}	SO HIGH Time		20		20		20		11		ns
tPLSO	SO LOW Time		45		25		25		20		ns
tDLOR	Delay, SO HIGH to OR LOW			75		40		35		19/21	ns
tDHOR	Delay, SO LOW to OR HIGH			80		55		40		34/37	ns
t _{SOR}	Data Setup to OR HIGH		0		0		0		0		ns
t _{HSO}	Data Hold from SO LOW		5		5		5		5		ns
t _{BT}	Bubble through Time			200	10	95	10	65	10	50/60	ns
tSIR	Data Setup to IR	Note 9	5		5		5		5		ns
tHIR	Data Hold from IR	Note 9	30		30		30		20		ns
tPIR	Input Ready Pulse HIGH		20		20		20		15		ns
tPOR	Output Ready Pulse HIGH		20		20		20		15		ns
t _{PMR}	MR Pulse Width		40		30		25		25		ns
t _{DSI}	MR HIGH to SI HIGH		40		35		25		10		ns
t _{DOR}	MR LOW to OR LOW			85		40		35		35	ns
t _{DIR}	MR LOW to IR HIGH			85		40		35		35	ns
t _{LZMR}	MR LOW to Output LOW	Note 10		50		40		35		25	ns
tooe	Output Valid from OE LOW					35		30		20	ns
tHZOE	Output HIGH-Z from OE HIGH	Note 11		_		30		25		15	ns

Notes:

- 6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance, as in *Figure 1a*.
- 7. $I/f_O > t_{PHSI} + t_{DHIR}$, $I/f_O > t_{PHSO} + t_{DHOR}$
- 8. t_{SSI} and t_{HSI} apply when memory is not full.
- 9. t_{SIR} and t_{HIR} apply when memory is full, SI is high and minimum bubble through (t_{BT}) conditions exist.
- 10. All data outputs will be at LOW level after reset goes high until data is entered into the FIFO.
- HIGH-Z transitions are referenced to the steady-state V_{OH} 500 mV and V_{OL} + 500 mV levels on the output. t_{HZOE} is tested with 5 pF load capacitance as in *Figure 1b*.
- 12. Commercial/Military



Operational Description

CONCEPT

Unlike traditional FIFOs these devices are designed using a dual port memory, read and write pointer, and control logic. The read and write pointers are incremented by the Shift Out (SO) and Shift In (SI) respectively. The availability of an empty space to shift in data is indicated by the Input Ready (IR) signal, while the presence of data at the output is indicated by the Output Ready (OR) signal. The conventional concept of bubble through is absent. Instead, the delay for input data to appear at the output is the time required to move a pointer and propagate an Output Ready (OR) signal. The Output Enable (OE) signal provides the capability to OR tie multiple FIFOs together on a common bus.

RESETTING THE FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) signal. This causes the FIFO to enter an empty condition signified by the Output Ready (OR) signal being LOW at the same time the Input Ready (IR) signal is HIGH. In this condition, the data outputs $DO_0 - DO_n$) will be in a LOW state.

SHIFTING DATA IN

Data is shifted in on the rising edge of the Shift In (SI) signal. This loads input data into the first word location of the FIFO. On the falling edge of the Shift In (SI) signal, the write pointer is moved to the next word position and the Input Ready (IR) signal goes HIGH indicating the readiness to accept new data. If the FIFO is full, the Input Ready (IR) will remain LOW until a word of data is shifted out.

SHIFTING DATA OUT

Data is shifted out of the FIFO on the falling edge of the Shift Out (SO) signal. This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and the Output Ready (OR) signal will go HIGH. If data is not present, the Output Ready (OR) signal will stay LOW indicating the FIFO is empty. Upon the rising edge of Shift Out (SO), the Output Ready (OR) signal goes LOW. The data outputs of the FIFO should be sampled with edge sensitive type D flip-flop (or equivalent), using the SO signal as the clock input to the flip-flop.

BUBBLE THROUGH

Two bubble through conditions exist. The first is when the device is empty. After a word is shifted into an empty device, the data propagates to the output. After a delay, the Output Ready (OR) flag goes HIGH indicating valid data at the output.

The second bubble through condition occurs when the device is full. Shifting data out creates an empty location which propagates to the input. After a delay, the Input Ready (IR) flag goes HIGH. If the Shift In (SI) signal is HIGH at this time, data on the input will be shifted in.

APPLICATION OF THE 7C403-25/7C404-25 AT 25 MHz

Application of the CY7C403 or CY7C404 Cypress CMOS FIFO's requires attention to characteristics not easily spec-

ified in a Datasheet, but necessary for reliable operation under all conditions.

When an empty FIFO is filled with initial information, at maximum "shift in" SI frequency, followed by immediate shifting out of the data also at maximum "shift out" SO frequency, the designer must be aware of a window of time which follows the initial rising edge of the "output Ready" OR signal during which the SO signal is not recoginized. This condition exists only at high speed operation where more than one SO may be generated inside the prohibited window. This condition does not inhibit the operation of the FIFO at full frequency operation, but rather delays the full 25 MHz operation until after the window has passed.

There are several implementation techniques to manage the window so that all SO signals are recognized:


- 1. The first involves delaying SO operation such that it does not occur in the critical window. This can be accomplished by causing a fixed delay of 40 ns "initiated by the SI signal only when the FIFO is empty" to inhibit or gate the SO activity. This however requires that the SO operation at least temporarily be synchronized with the input SI operation. In synchronous applications this may well be possible and a valid solution.
- 2. Another solution not uncommon in synchronous applications is to only begin shifting data out of the FIFO when it is greater than half full. This is a common method of FIFO application, as earlier FIFOs could not be operated at maximum frequency when near full or empty. Although Cypress FIFOs do not have this limitation, any system designed in this manner will not encounter the window condition described above.
- 3. The window may also be managed by not allowing the first SO signal to occur until the window in question has passed. This can be accomplished by delaying the SO 40 ns from the rising edge of the initial OR "output ready" signal. This however involves the requirement that this only occurs on the first occurance of data being loaded into the FIFO from an empty condition and therefore requires the knowledge of "input ready" IR and SI conditions as well as SO.
- 4. Handshaking with the OR signal can be a third method of avoiding the window in question. With this technique the rising edge of SO, or the fact that the SO signal is HIGH, will cause the OR signal to go LOW. The SO signal is not taken low again, advancing the internal pointer to the next data, until the OR signal goes LOW. This assures that the SO pulse that is initiated in the window will be automatically extended sufficient time to be recognized.
- 5. There remains the decision as to what signal will be used to latch the data from the output of the FIFO into the receiving source. The leading edge of the SO signal is most appropriate because data is guaranteed to be stable prior to and after the SO leading edge for each FIFO. This is a solution for any number of FIFOs in parallel.

Any of the above solutions will provide a solution for correct operation of a Cypress FIFO at 25 MHz. The specific implementation is left to the designer and dependent on the specific application needs.




Switching Waveforms


Data In Timing Diagram



Data Out Timing Diagram



Bubble Through, Data Out To Data In Diagram



0014-9


Note:

Interfacing to the FIFO—
Please refer to the Interfacing to the FIFO applications brief in the Applications Section at the back of this data book.




Switching Waveforms (Continued)


Bubble Through, Data In To Data Out Diagram



Master Reset Timing Diagram



Output Enable Timing Diagram





0014-12


0014-11





Typical DC and AC Characteristics





















0014-13

0014-14




FIFO Expansion

128 x 4 Application



FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.



FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the variation of delays of the FIFOs.

User Notes:

- When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word bubbles through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will ripple through the memory to the output. OR will go HIGH for one internal cycle (at least toRL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
- 4. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the master reset is ended, then IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.
- All Cypress FIFOs will cascade with other Cypress FIFOs. However, they may not cascade with pin-compatible FIFO's from other manufacturers.



Ordering Information

Ordering information		
Ordering Code (25 MHz)	Package Type	Operating Range
CY7C401-25PC	P1	Com.
CY7C402-25PC	P3	
CY7C403-25PC	P1	
CY7C404-25PC	P3	
CY7C401-25DC	D2	
CY7C402-25DC	D4	
CY7C403-25DC	D2	
CY7C404-25DC	D4	
CY7C401-25LC	L61	
CY7C402-25LC	L61	
CY7C403-25LC	L61	
CY7C404-25LC	L61	
CY7C401-25DMB	D2	Mil.
CY7C402-25DMB	D4	
CY7C403-25DMB	D2]
CY7C404-25DMB	D4	
CY7C401-25LMB	L61	
CY7C402-25LMB	L61]
CY7C403-25LMB	L61	
CY7C404-25LMB	L61	}

Ordering Code (15 MHz)	Package Type	Operating Range
CY7C401-15PC	P1 ·	Com.
CY7C402-15PC	P3	
CY7C403-15PC	P1	
CY7C404-15PC	P3	
CY7C401-15DC	D2	
CY7C402-15DC	D4	
CY7C403-15DC	D2	
CY7C404-15DC	D4	
CY7C401-15LC	L61	
CY7C402-15LC	L61	
CY7C403-15LC	L61	
CY7C404-15LC	L61	
CY7C401-15DMB	D2	Mil.
CY7C402-15DMB	D4	
CY7C403-15DMB	D2	
CY7C404-15DMB	D4	
CY7C401-15LMB	L61]
CY7C402-15LMB	L61]
CY7C403-15LMB	L61	
CY7C404-15LMB	L61	

Ordering Code (10 MHz)	Package Type	Operating Range
CY7C401-10PC	P1	Com.
CY7C402-10PC	P3	
CY7C403-10PC	P1	
CY7C404-10PC	P3	
CY7C401-10DC	D2	
CY7C402-10DC	D4	
CY7C403-10DC	D2	
CY7C404-10DC	D4	
CY7C401-10LC	L61	
CY7C402-10LC	L61	
CY7C403-10LC	L61	
CY7C404-10LC	L61	
CY7C401-10DMB	D2	Mil.
CY7C402-10DMB	D4	
CY7C403-10DMB	D2	
CY7C404-10DMB	D4	
CY7C401-10LMB	L61	
CY7C402-10LMB	L61	
CY7C403-10LMB	L61	
CY7C404-10LMB	L61	

Ordering Code (5 MHz)	Package Type	Operating Range
CY7C401-5PC	P1	Com.
CY7C402-5PC	P3	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v _{oh}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{OS}	1,2,3
I _{CC}	1,2,3

Switching Characteristics

Parameters	Subgroups
f _O	7,8,9,10,11
tPHSI	7,8,9,10,11
tpLSI	7,8,9,10,11
t _{SSI}	7,8,9,10,11
t _{HSI}	7,8,9,10,11
tDLIR	7,8,9,10,11
t _{DHIR}	7,8,9,10,11
tPHSO	7,8,9,10,11
tPLSO	7,8,9,10,11
tDLOR	7,8,9,10,11
tDHOR	7,8,9,10,11
tsor	7,8,9,10,11
tHSO	7,8,9,10,11
tBT	7,8,9,10,11
tSIR	7,8,9,10,11
tHIR	7,8,9,10,11
tPIR	7,8,9,10,11
tPOR	7,8,9,10,11
tPMR	7,8,9,10,11
t _{DSI}	7,8,9,10,11
t _{DOR}	7,8,9,10,11
tDIR	7,8,9,10,11
tLZMR	7,8,9,10,11

Document #: 38-00040-D

Parameters	Subgroups
tooe	7,8,9,10,11
tHZOE	7,8,9,10,11



Cascadeable 64 x 8 FIFO Cascadeable 64 x 9 FIFO

Features

- 64 x 8 and 64 x 9 first-in firstout (FIFO) buffer memory
- 35 MHz shift-in and shift-out rates
- Almost Full/Almost Empty and Half Full flags
- Dual port RAM architecture
- Fast, 50 ns, bubblethrough
- Independent asynchronous inputs and outputs
- Output Enable (CY7C408A)
- Expandable in word width and FIFO depth
- 5V $\pm 10\%$ supply
- TTL compatible
- Capable of withstanding greater than 2000V electrostatic discharge voltage
- 300 mil, 28-pin DIP

Functional Description

The CY7C408A and CY7C409A are 64-word deep by 8- or 9-bit wide first-in first-out (FIFO) buffer memories. In addition to the industry standard handshaking signals, Almost Full/Almost Empty (AFE) and Half Full (HF) flags are provided.

AFE is HIGH when the FIFO is almost full or almost empty, otherwise AFE is LOW. HF is HIGH when the FIFO is half full, otherwise HF is LOW.

The CY7C408A has an Output Enable (OE) function.

The memory accepts 8- or 9-bit parallel words at its inputs (DI_0-DI_8) under the control of the Shift-In (SI) input when the Input-Ready (IR) control signal is HIGH. The data is output, in the same order as it was stored, on the DO_0-DO_8 output pins under the control of the Shift-Out (SO) input when the Output-Ready (OR) control signal is HIGH. If the FIFO is full (IR LOW), pulses at the SI input are ignored: if the FIFO is empty (OR LOW), pulses at the SO input are ignored.


The IR and OR signals are also used to connect the FIFO's in parallel to make a wider word, or in series to make a deeper buffer, or both.

Parallel expansion for wider words is implemented by logically ANDing the IR and OR outputs (respectively) of the individual FIFOs together (Figure 7). The AND operation insures that all of the FIFOs are either ready to accept

more data (IR HIGH) or are ready to output data (OR HIGH) and thus compensate for variations in propagation delay times between devices.

Serial expansion (cascading) for deeper buffer memories is accomplished by connecting the data outputs of the FIFO closest to the data source (upstream device) to the data inputs of the following (downstream) FIFO (Figure 6). In addition, to insure proper operation, the SO signal of the upstream FIFO must be connected to the IR output of the downstream FIFO and the SI signal of the downstream FIFO must be connected to the OR output of the upstream FIFO. In this serial expansion configuration, the IR and OR signals are used to pass data through the FIFOs.

Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely differing operating frequencies. The high shift-in and shift-out rates of these FIFOs, and their high throughput rate due to the fast bubblethrough time, which is due to their dual port RAM architecture, make them ideal for high speed communications and controllers.





Selection Guide

		7C408A-15 7C409A-15	7C408A-25 7C409A-25	7C408A-35 7C409A-35
Maximum Shift Rate (MHz)		15	25	35
Maximum Operating	Commercial	115	125	135
Current (mA) ^[2]	Military	140	150	N/A

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State $(7C408A) \dots -0.5V$ to +7.0V

DC Input Voltage $\dots -3.0V$ to +7.0V

Output Current, into Outputs (Low)20 mA

Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015)

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[4]	-55°C to +125°C	5V ±10%

Electrical Characteristics Over Operating Range (Unless Otherwise Noted)^[5]

Parameters	Description	Test Conditions		CY7C408A CY7C409A		Units
-				Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		v
V _{OL}	Output LOW Voltage	$V_{\rm CC} = Min., I_{\rm OL} = 8.0 \mathrm{mA}$			0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC}	v
v_{IL}	Input LOW Voltage			-3.0	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		- 10	+10	μΑ
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} = GND$			-90	mA
	D C 1 C	$V_{CC} = Max., I_{OUT} = 0 mA$	Commercial		100	mA
I_{CC_Q}	Quiescent Power Supply Current	$V_{IN} \leq V_{IL}, V_{IN} \geq V_{IH}$	Military		125	mA
I _{CC}	Power Supply Current	$I_{CC} = I_{CC_O} + 1 \text{ mA/MHz} \times (f_{SI} + f_{SO})/2$				

Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	5	
C _{OUT}	Output Capacitance	$V_{CC} = 4.5V$	7	pF

Notes:

- 1. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 2. $I_{CC} = I_{CC_O} + 1 \text{ mA/MHz} \times (f_{SI} + f_{SO})/2$

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. TA is the "instant on" case temperature.
- 5. See the last page of this specification for Group A subgroup testing information.

AC Test Load and Waveforms






Figure 2. All Input Pulses

0065-5

Figure 1a

Equivalent to:

THÉVENIN EQUIVALENT

O 1.73 V 0065-6



Switching Characteristics Over the Operating Range [5, 6]

Parameters	Description	Test Conditions	CY7C408A-15 CY7C409A-15		CY7C408A-25 CY7C409A-25		CY7C408A-35 CY7C409A-35		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f_{O}	Operating Frequency	Note 7		15		25		35	MHz
tPHSI	SI HIGH Time	Note 7	23		11		9		ns
t _{PLSI}	SI LOW Time	Note 7	25		24		17.		ns
t _{SSI}	Data Setup to SI	Note 8	0		0		0		ns
t _{HSI}	Data Hold from SI	Note 8	30		20		12		ns
t _{DLIR}	Delay, SI HIGH to IR LOW			35		21		15	ns
t _{DHIR}	Delay, SI LOW to IR HIGH			40		23		16	ns
tphso	SO HIGH Time	Note 7	23		11		9		ns
tPLSO	SO LOW Time	Note 7	25		24		17		ns
t _{DLOR}	Delay, SO HIGH to OR LOW			35		21	,	15	ns
tDHOR	Delay, SO LOW to OR HIGH			40		23		16	ns
tsor	Data Setup to OR HIGH		0		0		0		ns
t _{HSO}	Data Hold from SO LOW		0		0		0		ns
t_{BT}	Fallthrough, Bubbleback Time		10	65	10	60	10	50	ns
t _{SIR}	Data Setup to IR	Note 9	5		5		5		ns
t _{HIR}	Data Hold from IR	Note 9	30		20		20		ns
tPIR	Input Ready Pulse HIGH	Note 10	6		6		6		ns
tPOR	Output Ready Pulse HIGH	Note 11	6		6		6		ns
t _{DLZOE}	OE LOW to LOW Z (7C408)	Note 12		35		30		25	ns
t _{DHZOE}	OE HIGH to HIGH Z (7C408)	Note 12		35		30		25	ns
t _{DHHF}	SI LOW to HF HIGH			65		55		45	ns
t _{DLHF}	SO LOW to HF LOW		1	65		55		45	ns
t _{DLAFE}	SO or SI LOW to AFE LOW			65		55		45	ns
t _{DHAFE}	SO or SI LOW to AFE HIGH			65		55		45	ns
t _{PMR}	MR Pulse Width		55		45		35		ns
t _{DSI}	MR HIGH to SI HIGH		25		10		10		ns
tDOR	MR LOW to OR LOW			55		45		35	ns
t _{DIR}	MR LOW to IR HIGH			55		45		35	ns
tLZMR	MR LOW to Output LOW	Note 13		55		45		35	ns
t _{AFE}	MR LOW to AFE HIGH			55		45		35	ns
tHF	MR LOW to HF LOW			55		45		35	ns


Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance, as in Figure 1.
- 7. $1/fo \ge (t_{PHSI} + t_{PLSI}), 1/f_O \ge (t_{PHSO} + t_{PLSO}).$
- 8. $t_{\rm SSI}$ and $t_{\rm HSI}$ apply when memory is not full.
- 9. t_{SIR} and t_{HIR} apply when memory is full, SI is HIGH and minimum bubblethrough (t_{BT}) conditions exist.
- 10. At any given operating condition t_{PIR} ≥ (t_{PHSO} required).
- 11 At any given operating condition $t_{POR} \ge (t_{PHSI} \text{ required})$.
- 12. tDHZOE and tDLZOE are specified with CL = 5 pF as in Figure 1b. tDHZOE transition is measured ±500 mV from steady state voltage. tDLZOE transition is measured ±100 mV from steady state voltage. These parameters are guaranteed and not 100% tested.
- 13. All data outputs will be at LOW level after reset goes HIGH until data is entered into the FIFO.




Switching Waveforms

Data In Timing Diagram



O FIFO Contains 8 Words

Data Out Timing Diagram




@ FIFO Contains 9 Words



Switching Waveforms (Continued)


Data In Timing Diagram



@ FIFO Contains 31 Words

0065-14


Data Out Timing Diagram



@ FIFO Contains 32 Words

0065-15


Output Enable (CY7C408A only)





Switching Waveforms (Continued)


Data In Timing Diagram



S FIFO Contains 55 Words

0065-16


Data Out Timing Diagram



© FIFO Contains 56 Words

0065-17


Bubbleback, Data Out to Data In Diagram






Switching Waveforms (Continued)

Fallthrough, Data In to Data Out Diagram



® FIFO Is Empty



0065-18

0065-19



Shifting Words In




Figure 3

Shifting Words Out




Figure 4

Architecture of the CY7C408A and CY7C409A

The CY7C408A and CY7C409A FIFOs consist of an array of 64 words of 8- or 9-bits each (which are implemented using a dual port RAM cell), a write pointer, a read pointer and the control logic necessary to generate the handshaking (SI/IR, SO/OR) signals as well as the Almost Full/Almost Empty (AFE) and the Half Full (HF) flags. The handshaking signals operate in a manner identical to those of the industry standard CY7C401/402/403/404 FIFOs.

Dual Port RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

Fallthrough and Bubbleback

The time required for data to propagate from the input to the output of an initially empty FIFO is defined as the Fallthrough time.

The time required for an empty location to propagate from the output to the input of an initially full FIFO is defined as the Bubbleback time.

The maximum rate at which data can be passed through the FIFO (called the throughput) is limited by the fallthrough time when it is empty (or near empty) and by the bubbleback time when it is full (or near full).

The conventional definitions of fallthrough and bubbleback do not apply to the CY7C408A and CY7C409A FIFOs because the data is not physically propagated through the memory. The read and write pointers are incremented instead of moving the data. However, the parameter is specified because it does represent the worst case propagation delay for the control signals. That is, the time required to increment the write pointer and propagate a signal from the SI input to the OR output of an empty FIFO or the time required to increment the read pointer and propagate a signal from the SO input to the IR output of a full FIFO.

Resetting the FIFO

Upon power up, the FIFO must be reset with a Master Reset (\overline{MR}) signal. This causes the device to enter the empty condition, which is signified by the OR signal being LOW at the same time that the IR signal is HIGH. In this condition, the data outputs (DO_0-DO_8) will be LOW. The AFE flag will be HIGH and the HF flag will be LOW.

Shifting Data Into the FIFO

The availability of an empty location is indicated by the HIGH state of the Input Ready (IR) signal. When IR is HIGH a LOW to HIGH transition on the Shift-In (SI) pin will load the data on the DI_0-DI_8 inputs into the FIFO.

The IR output will then go LOW, indicating that the data has been sampled. The HIGH to LOW transition of the SI signal initiates the LOW to HIGH transition of the IR signal if the FIFO is not full. If the FIFO is full, IR will remain LOW.



Shifting Data Out of the FIFO

The availability of data at the outputs of the FIFO is indicated by the HIGH state of the Output Ready (OR) signal. After the FIFO is reset all data outputs (DO0–DO8) will be in the LOW state. As long as the FIFO remains empty the OR signal will be LOW and all Shift Out (SO) pulses applied to it will be ignored. After data is shifted into the FIFO the OR signal will go HIGH. The external control logic (designed by the user) should use the HIGH state of the OR signal to generate a SO pulse. The data outputs of the FIFO should be sampled with edge sensitive type D flip-flops (or equivalent), using the SO signal as the clock input to the flip-flop.

Interfacing to the FIFO Application Brief

See the application brief in the back of this databook for information regarding interfacing to the FIFO under asynchronous operating conditions.

AFE and HF Flags

Two flags, Almost Full/Almost Empty (AFE) and Half Full (HF), describe how many words are stored in the FIFO. AFE is HIGH when there are eight or less, or 56 or more, words stored in the FIFO. Otherwise the AFE flag is LOW. HF is HIGH when there are 32 or more words stored in the FIFO, otherwise the HF flag is LOW. Flag transitions occur relative to the falling edges of SI and SO (Figures 3 and 4).

Due to the asynchronous nature of the SI and SO signals, it is possible to encounter specific timing relationships which may cause short pulses on the AFE and HF flags. These pulses are entirely due to the dynamic relationship of the SI and SO signals. The flags, however, will always settle to their correct state after the appropriate delay (tDHAFE, tDLAFE, tDHHF or tDLHF). Therefore, use of level-sensitive rather than edge-sensitive flag detection devices is recommended to avoid false flag encoding.

Cascading the 7C408/9A-35 Above 25 MHz

If cascaded FIFOs are to be operated with an external clock rate greater than 25 MHz, the interface IR signal

must be inverted before being fed back to the interface SO pin (*Figure 5*). Two things should be noted when this configuration is implemented.

First, the capacity of N cascaded FIFOs is decreased from $N \times 64$ to $(N \times 63) + 1$.

Secondly, the frequency at the cascade interface is less than the 35 MHz rate at which the external clocks may operate. Therefore, the first device has its data Shifted-In faster than it is Shifted-Out and eventually this device becomes momentarily full. When this occurs, the maximum sustainable external clock frequency changes from 35 MHz to the cascade interface frequency. [14]

When data packets ^[15] are transmitted, this phenomenon does not occur unless more than three FIFOs are depth cascaded. For example, if two FIFOs are cascaded, a packet of 127 (= $2 \times 63 + 1$) words may be shifted-in at up to 35 MHz and then the entire packet may be shifted-out at up to 35 MHz.

If data is to be shifted-out simultaneously with the data being shifted-in, the concept of "virtual capacity" is introduced. Virtual capacity is simply how large a packet of data can be shifted-in at a fixed frequency, e.g., 35 MHz, simultaneously with data being shifted-out at any given frequency. Figure 8 is a graph of packet size [16] vs. shift-out frequency (f_{SO_X}) for two different values of Shift-In frequency (f_{SI_X}) when two FIFOs are cascaded.

The exact complement of this occurs if the FIFOs initially contain data and a high Shift-Out frequency is to be maintained, i.e., a 35 MHz f_{SOx} can be sustained when reading data packets from devices cascaded two or three deep. If data is shifted-in simultaneously, Figure 8 applies with f_{SIx} and f_{SOx} interchanged.

Notes:

- 14. Because the data throughput in the cascade interface is dependent on the inverter delay, it is recommended that the fastest available inverter be used.
- 15. Transmission of data packets assumes that up to the maximum cumulative capacity of the FIFOs is Shifted-In without simultaneous Shift-Out clocks occurring. The complement of this holds when data is Shifted-Out as a packet.
- 16. These are typical packet sizes using an inverter whose delay is 4 ns.
- Only devices with the same speed grade are specified to cascade together.




Figure 5. Cascaded Configuration Above 25 MHz

0065-12



FIFO Expansion

128 x 9 Configuration




Figure 6. Cascaded Configuration at or below 25 MHz

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

User Notes referencing Figures 6 and 7:

- When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output.
- When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least tpoR) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
- 4. When the master reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW.

FIFO Expansion (Continued)




Figure 7. Depth and Width Expansion

FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the variation of delays of the FIFOs.







Figure 8. Virtual Capacity vs. Output Rate for Two FIFOs Cascaded Using an Inverter





Typical DC and AC Characteristics






















Ordering Information

Frequency (MHz)	Ordering Code	Package Type	Operating Range
35	CY7C408A-35PC	P21	Commercial
	CY7C408A-35DC	D22	
	CY7C408A-35LC	L64	
	CY7C408A-35VC	V21	
25	CY7C408A-25PC	P21	Commercial
	CY7C408A-25DC	D22	
	CY7C408A-25LC	L64	
	CY7C408A-25VC	V21	
	CY7C408A-25DMB	D22	Military
	CY7C408A-25LMB	L64	
15	CY7C408A-15PC	P21	Commercial
	CY7C408A-15DC	D22	
	CY7C408A-15LC	L64	
	CY7C408A-15VC	V21	
	CY7C408A-15DMB	D22	Military
	CY7C408A-15LMB	L64	

Frequency (MHz)	Ordering Code	Package Type	Operating Range
35	CY7C409A-35PC	P21	Commercial
	CY7C409A-35DC	D22	
	CY7C409A-35LC	L64	
	CY7C409A-35VC	V21	
25	CY7C409A-25PC	P21	Commercial
	CY7C409A-25DC	D22	
	CY7C409A-25LC	L64	
	CY7C409A-25VC	V21	
	CY7C409A-25DMB	D22	Military
	CY7C409A-25LMB	L64	
15	CY7C409A-15PC	P21	Commercial
	CY7C409A-15DC	D22	
	CY7C409A-15LC	L64	
	CY7C409A-15VC	V21	
	CY7C409A-15DMB	D22	Military
	CY7C409A-15LMB	L64	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OS}	1,2,3
I_{CCQ}	1,2,3

Switching Characteristics

Parameters	Subgroups
fO	7,8,9,10,11
t _{PHSI}	7,8,9,10,11
tpLSI	7,8,9,10,11
t _{SSI}	7,8,9,10,11
tHSI	7,8,9,10,11
^t DLIR	7,8,9,10,11
^t DHIR	7,8,9,10,11
tPHSO	7,8,9,10,11
tPLSO	7,8,9,10,11
tDLOR	7,8,9,10,11
tDHOR	7,8,9,10,11
tsor	7,8,9,10,11
tHSO	7,8,9,10,11
t _{BT}	7,8,9,10,11
tsir	7,8,9,10,11
t _{HIR}	7,8,9,10,11
tPIR	7,8,9,10,11
tpor	7,8,9,10,11
tsiir	7,8,9,10,11
tsoor	7,8,9,10,11
tDLZOE	7,8,9,10,11
tDHZOE	7,8,9,10,11
tDHHF	7,8,9,10,11
tDLHF	7,8,9,10,11

Parameters	Subgroups
tDLAFE	7,8,9,10,11
tDHAFE	7,8,9,10,11
tB	7,8,9,10,11
toD	7,8,9,10,11
tpMR	7,8,9,10,11
t _{DSI}	7,8,9,10,11
t _{DOR}	7,8,9,10,11
t _{DIR}	7,8,9,10,11
t _{LZMR}	7,8,9,10,11
t _{AFE}	7,8,9,10,11
thr	7,8,9,10,11

Document #: 38-00059-C



Cascadeable 512 x 9 FIFO Cascadeable 1024 x 9 FIFO Cascadeable 2048 x 9 FIFO

Features

- 512 x 9, 1024 x 9, 2048 x 9
 FIFO buffer memory
- Dual port RAM cell
- Asynchronous read/write
- High speed 25 MHz read/write independent of depth/width
- Low operating power
 I_{CC} (max.) = 125 mA commercial
 I_{CC} (max.) = 140 mA military
- Half full flag in standalone
- Empty and full flags
- Retransmit in standalone
- Expandable in width and depth
- Parallel Cascade minimizes bubblethrough
- 5V ±10% supply
- 300 mil DIP packaging
- 300 mil SOJ (512 x 9) packaging
- TTL compatible
- Three-state outputs

• CY7C421 pin compatible and functional equivalent to IDT7201

Functional Description

The (CY7C420, CY7C421.) (CY7C424, CY7C425,) and (CY7C428, CY7C429) are, respectively, 512, 1024 and 2048 words by 9-bit wide first-in first-out (FIFO) memories offered in 600 mil wide and 300 mil wide packages, respectively. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent over-run and under-run. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel. thus eliminating the serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.


The read and write operations may be asynchronous; each can occur at a rate of 25 MHz. The write operation occurs

when the Write (W) signal is LOW. Read occurs when Read (\overline{R}) goes LOW. The 9 data outputs go to the high impedance state when \overline{R} is HIGH.

A Half-Full (HF) output flag is provided that is valid in the standalone and width expansion configurations. In the depth expansion configuration this pin provides the expansion out (XO) information which is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations a LOW on the Retransmit (RT) input causes the FIFO's to retransmit the data. Read Enable (R) and Write Enable (W) must both be HIGH during a retransmit cycle, and then R is used to access the data.

The CY7C420, CY7C421, CY7C424, CY7C425, CY7C428 and CY7C429 are fabricated using an advanced 0.8 micron N-well CMOS technology. Input ESD protection is greater than 2000V and latchup is prevented by careful layout, guard rings and a substrate bias generator.





Selection Guide

		7C420-30, 7C421-30 7C424-30, 7C425-30 7C428-30, 7C429-30	7C420-40, 7C421-40 7C424-40, 7C425-40 7C428-40, 7C429-40	7C420-65, 7C421-65 7C424-65, 7C425-65 7C428-65, 7C429-65
Frequency (MHz)		25 AV 100 AV 100 AV	20	12.5
Access Time (ns)		30	40	65
Maximum Operating	Commercial	125	115	100
Current (mA)	Military	140	130	115

Shaded area contains preliminary information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Static Discharge Voltage (per MIL-STD-883 Method 3015)	.>2001V
(per MIL-STD-883 Method 3015)	
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ±10%

Electrical Characteristics Over Operating Range^[4]

Parameters	Description	Test Conditions		CYTCA CYTCA CYTCA CYTCA CYTCA CYTCA	21-30 24-30 25-30 28-30 29-30	CY7C4 CY7C4 CY7C4 CY7C4 CY7C4	21-40 24-40 25-40 28-40 29-40	CY7C4 CY7C4 CY7C4 CY7C4 CY7C4 CY7C4	21-65 24-65 25-65 28-65 29-65	Units
					Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	2 mA	2.4		2.4		2.4		V
v_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$) mA		0.4		0.4		0.4	V
v_{ih}	Input HIGH Voltage		Commercial	2.0	Vcc	2.0	V_{CC}	2.0	V _{CC}	V
111		11011 tollage		2.2	Vcc	2.2	Vcc	2.2	V_{CC}	V
VIL	Input LOW Voltage			-3.0	0.8	-3.0	0.8	-3.0	0.8	\mathbf{v}
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
I _{OZ}	Output Leakage Current	$\overline{R} \geq V_{IH}, GND \leq V_O$	≤ V _{CC}	-10	+ 10	-10	+ 10	-10	+ 10	μΑ
I _{CC}	Operating Current	$V_{CC} = Max.,$	Commercial ^[5]		125		115		100	mA
100	operating carrent	$I_{OUT} = 0 \text{ mA}$	Military ^[6]		140		130		115	mA
_	St dh C	A 11 T	Commercial	,	25		25		25	mA
I _{SB1}	Standby Current	All Inputs = V_{IH} Min.	Military		30		30		30	mA
+	Danier Danier Comment	All Inputs	Commercial		20		20		20	mA
I _{SB2}	Power Down Current	V _{CC} -0.2V	Military		25		25		25	mA
Ios	Output Short Circuit Current[1]	$V_{CC} = Max., V_{OUT} =$	GND		-90		-90		-90	mA

Shaded area contains preliminary information.

Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5	pF
Cout	Output Capacitance	$V_{CC} = 4.5V$	7	7


Notes:

- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 5. I_{CC} (commercial) = 100 mA + [($\hat{f} 12.5$) * 2 mA/MHz] for $\hat{f} \ge 12.5$ MHz
 - where f = the larger of the write or read
- operating frequency. 6. I_{CC} (military) = 115 mA + [(f - 12.5) * 2 mA/MHz] for $f \ge 12.5$ MHz

where f = the larger of the write or read operating frequency.



AC Test Load and Waveform



Equivalent to:

THÉVENIN EQUIVALENT

200Ω OUTPUT **O** 200Ω

0081-6

Switching Characteristics Over the Operating Range[1, 4]

Parameter Description		7C420-30, 7C421-30 7C424-30, 7C425-30 7C428-30, 7C429-30		7C420-40, 7C421-40 7C424-40, 7C425-40 7C428-40, 7C429-40		7C420-65, 7C421-65 7C424-65, 7C425-65 7C428-65, 7C429-65		Units
		Min.	Max.	Min.	Max.	Min.	Max.	1
t _{RC}	Read Cycle Time	40		50		80		ns
tA	Access Time		30		40		65	ns
tRR	Read Recovery Time	10		10		15		ns
tPR	Read Pulse Width	30		40		65		ns
t _{LZR} [3]	Read LOW to Low Z	3		3		3		ns
t _{DVR} [2, 3]	Read HIGH to Data Valid	3		3		3		ns
tHZR[2, 3]	Read HIGH to High Z		20		25		30	ns
twc	Write Cycle Time	40		50		80		ns
tpw	Write Pulse Width	30		40		65		ns
t _{HWZ} [3]	Write HIGH to Low Z	10		10		10		ns
twR	Write Recovery Time	10		10		15		ns
t _{SD}	Data Set-Up Time	18		20		30		ns
t _{HD}	Data Hold Time	0		0		10		ns
tMRSC	MR Cycle Time	40		50		80		ns
tPMR	MR Pulse Width	30		40		65		ns
t _{RMR}	MR Recovery Time	10		10		15		ns
tRPW	Read HIGH to MR HIGH	30		40		65		ns
twpw	Write HIGH to MR HIGH	30		40		65		ns
t _{RTC}	Retransmit Cycle Time	40		50		80		ns
tPRT	Retransmit Pulse Width	30		40		65		ns
t _{RTR}	Retransmit Recovery Time	10		10		15		ns
tefl	MR to EF LOW		40		50		80	ns
t _{HFH}	MR to HF HIGH		40		50		80	ns
t _{FFH}	MR to FF HIGH		40		50		80	ns
t _{REF}	Read LOW to EF LOW		30		35		60	ns
t _{RFF}	Read HIGH to FF HIGH		30		35		60	ns
tweF	Write HIGH to EF HIGH		30		35		60	ns
twff	Write LOW to FF LOW		30		35		60	ns

Shaded area contains preliminary information.



Switching Characteristics Over the Operating Range [1, 4] (Continued)

Parameter Description		7C420-30, 7C421-30 7C424-30, 7C425-30 7C428-30, 7C429-30		7C420-40, 7C421-40 7C424-40, 7C425-40 7C428-40, 7C429-40		7C420-65, 7C421-65 7C424-65, 7C425-65 7C428-65, 7C429-65		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
twHF	Write LOW to HF LOW		40		50		80	ns
tRHF	Read HIGH to HF HIGH		40		50		80	ns
trae	Effective Read from Write HIGH		30		35		60	ns
tRPE	Effective Read Pulse Width after EF HIGH	30		40		65		ns
twar	Effective Write from Read HIGH		30		35		60	ns
twpF	Effective Write Pulse Width after FF HIGH	30		40		65		ns
tXOL	Expansion Out LOW Delay from Clock		30		40		65	ns
txoH	Expansion Out HIGH Delay from Clock		30		40		65	ns

Shaded area contains preliminary information.

- Notes:


 1. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified IoL/IoH and 30 pF load capacitance, as in *Figure 1a*, unless otherwise speci
- 2. tHZR and tDVR use capacitance loading as in Figure 1b.
- 3. t_{HZR} transition is measured at \pm 500 mV from V_{OL} and \pm 500 mV from V_{OH} . t_{DVR} transition is measured at the 1.5V level. t_{HWZ} and t_{LZR} transition is measured at \pm 100 mV from the steady state.
- 4. See the last page of this specification for Group A subgroup testing information.

0081-7

0081-8

Switching Waveforms

Asynchronous Read and Write Timing Diagram



Master Reset Timing Diagram

t_{MRSC} [1] MR [2] R, W

Notes:

1. $t_{MRSC} = t_{PMR} + t_{RMR}$

2. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{MR} .


0081-9

0081-10




Switching Waveforms (Continued)


Half-Full Flag Timing Diagram



Last WRITE to First READ Full Flag Timing Diagram




Last READ to First WRITE Empty Flag Timing Diagram



0081-11

0081-12

Retransmit Timing Diagram



Notes:

 $1. t_{RTC} = t_{RT} + t_{RTR}.$

2. \overline{EF} , \overline{HF} and \overline{FF} may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at t_{RTC} .


0081-13

0081-14




Switching Waveforms (Continued)


Empty Flag and Read Bubble-Through Mode Timing Diagram



Full Flag and Write Bubble-Through Mode Timing Diagram



Expansion Timing Diagrams





Architecture

The CY7C420/421/424/425/428/429 FIFOs consist of an array of 512/1024/2048 words of 9-bits each (implemented by an array of dual port RAM cells), a read pointer, a write pointer, control signals (W, R, XI, XO, FL, RT, MR) and Full, Half Full, and Empty flags.

Dual Port RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional register array architecture.

Resetting the FIFO

Upon power up, the FIFO must be reset with a Master Reset (\overline{MR}) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag (\overline{EF}) being LOW, and both the Half-Full (\overline{HF}) and Full flag (\overline{FF}) resetting to HIGH. Read (\overline{R}) and Write (\overline{W}) must be HIGH tRPW/twPW before and tRMR after the rising edge of \overline{MR} for a valid reset cycle.

Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the Full flag (\overline{FF}). A falling edge of Write (\overline{W}) initiates a write cycle. Data appearing at the inputs (D0–D8) t_{SD} before and t_{HD} after the rising edge of \overline{W} will be stored sequentially in the FIFO.

The Empty flag (EF) LOW to HIGH transition occurs twef after the first LOW to HIGH transition on the write clock of an empty FIFO. The Half-Full flag (HF) will go LOW on the falling edge of the write clock following the occurrence of half full. HF will remain LOW while less than one half of the total memory of this device is available for writing. The LOW to HIGH transition of the HF flag occurs on the rising edge of Read (R). HF is available in Single Device Mode only. The Full flag (FF) goes low on the falling edge of W during the cycle in which the last available location in the FIFO is written, prohibiting overflow. FF goes HIGH treff after the completion of a valid read of a full FIFO.

Reading Data from the FIFO

The falling edge of Read (R) initiates a read cycle if the Empty flag (EF) is not LOW. Data outputs (QO-Q8) are in a high impedance condition between read operations (R) HIGH), when the FIFO is empty, or when the FIFO is in the Depth Expansion Mode but is not the active device.

The falling edge of \overline{R} during the last read cycle before the empty condition triggers a HIGH to LOW transition of \overline{EF} , prohibiting any further read operations until tweef after a valid write.

Retransmit

The Retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be interrogated by the receiver and retransmitted if necessary.

The Retransmit (\overline{RT}) input is active in the Single Device Mode only. The Retransmit feature is intended for use when 512/1024/2048 (corresponding to device depth) or less writes have occurred since the previous \overline{MR} cycle. A LOW pulse on \overline{RT} resets the internal read pointer to the first physical location of the FIFO. The write pointer is unaffected. \overline{R} and \overline{W} must both be HIGH during a retransmit cycle. Full, Half Full and Empty flags are governed by the relative locations of the Read and Write pointers and will be updated by a retransmit operation.

After a retransmit cycle, previously read data may be reaccessed using \overline{R} to initiate standard read cycles beginning with the first physical location.

Single Device/Width Expansion Modes

Single Device and Width Expansion Modes are entered by grounding XI during a MR cycle. During these modes the HF and RT features are available. FIFOs can be expanded in width to provide word widths greater than 9 in increments of 9. During Width Expansion Mode all control line inputs are common to all devices and flag outputs from any device can be monitored.

Depth Expansion Mode (Figure 3)

Depth Expansion Mode is entered when, during a \overline{MR} cycle, Expansion Out (\overline{XO}) of one device is connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device connected to \overline{XI} of the first device. In the Depth Expansion Mode the First Load (\overline{FL}) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, \overline{XO} is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9. When expanding in depth, a composite FF must be created by OR-ing the FFs together. Likewise, a composite EF is created by OR-ing the EFs together. HF and RT functions are not available in Depth Expansion Mode.



Architecture (Continued)







Figure 3. Depth Expansion





Typical DC and AC Characteristics






















Ordering Information

Speed (ns)			Operating Range
30	CY7C420-30PC	P15	Commercial
	CY7C420-30DC	D16	
	CY7C420-30DMB	D16	Military
40	CY7C420-40PC	P15	Commercial
	CY7C420-40DC	D16	1
	CY7C420-40DMB	D16	Military
65	CY7C420-65PC	P15	Commercial
	CY7C420-65DC	D16	
	CY7C420-65DMB	D16	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C421-30PC	P21	Commercial
	CY7C421-30JC	J65	
	CY7C421-30VC	V21	
	CY7C421-30DC	D22	
	CY7C421-30LC	L55	
	CY7C421-30DMB	D22	Military
	CY7C421-30LMB	L55	
40	CY7C421-40PC	P21	Commercial
	CY7C421-40JC	J65	
	CY7C421-40VC	V21	
	CY7C421-40DC	D22	
	CY7C421-40LC	L55	_
	CY7C421-40DMB	D22	Military
	CY7C421-40LMB	L55	
65	CY7C421-65PC	P21	Commercial
	CY7C421-65JC	J65	
	CY7C421-65VC	V21	
	CY7C421-65DC	D22	
	CY7C421-65LC	L55	
	CY7C421-65DMB	D22	Military
	CY7C421-65LMB	L55	

Speed (ns)	- Ordering Code		Operating Range
30	CY7C424-30PC	P15	Commercial
	CY7C424-30DC	D16	
	CY7C424-30DMB	D16	Military
40	CY7C424-40PC	P15	Commercial
	CY7C424-40DC	D16	
	CY7C424-40DMB	D16	Military
65	CY7C424-65PC	P15	Commercial
	CY7C424-65DC	D16	
	CY7C424-65DMB	D16	Military

Shaded area contains preliminary information.

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C425-30PC	P21	Commercial
	CY7C425-30JC	J65	
	CY7C425-30DC	D22	
	CY7C425-30LC	L55	
	CY7C425-30VC	V21	
41.0	CY7C425-30DMB	D22	Military
	CY7C425-30LMB	L55	
40	CY7C425-40PC	P21	Commercial
	CY7C425-40JC	J65	
	CY7C425-40DC	D22	
	CY7C425-40LC	L55	
	CY7C425-40VC	V21	
	CY7C425-40DMB	D22	Military
	CY7C425-40LMB	L55	
65	CY7C425-65PC	P21	Commercial
	CY7C425-65JC	J65	
	CY7C425-65DC	D22	
	CY7C425-65LC	L55	
	CY7C425-65VC	V21	
	CY7C425-65DMB	D22	Military
	CY7C425-65LMB	L55	



Ordering Information (Continued)

Speed (ns)	·		Operating Range
30	CY7C428-30PC	P15	Commercial
	CY7C428-30DC	D16	
	CY7C428-30DMB	D16	Military
40	CY7C428-40PC	P15	Commercial
	CY7C428-40DC	D16	1
	CY7C428-40DMB	D16	Military
65	CY7C428-65PC	P15	Commercial
	CY7C428-65DC	D16]
	CY7C428-65DMB	D16	Military

Shaded area contains preliminary information.

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C429-30PC	P21	Commercial
	CY7C429-30JC	J65	
	CY7C429-30DC	D22	
	CY7C429-30LC	L55	
	CY7C429-30VC	V21	
	CY7C429-30DMB	D22	Military
	CY7C429-30LMB	L55	
40	CY7C429-40PC	P21	Commercial
	CY7C429-40JC	J65	
	CY7C429-40DC	D22	
	CY7C429-40LC	L55	
	CY7C429-40VC	V21	
	CY7C429-40DMB	D22	Military
	CY7C429-40LMB	L55	
65	CY7C429-65PC	P21	Commercial
	CY7C429-65JC	J65	
	CY7C429-65DC	D22	
	CY7C429-65LC	L55	
	CY7C429-65VC	V21	
	CY7C429-65DMB	D22	Military
	CY7C429-65LMB	L55	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v_{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{CC}	1,2,3
I _{SB1}	1,2,3
I_{SB2}	1,2,3
I _{OS}	1,2,3

Switching Characteristics

Parameters	Subgroups
trc	9,10,11
t _A	9,10,11
t _{RR}	9,10,11
tpr	9,10,11
t _{LZR}	9,10,11
tDVR	9,10,11
t _{HZR}	9,10,11
twc	9,10,11
tpw	9,10,11
t _{HWZ}	9,10,11
twR	9,10,11
t _{SD}	9,10,11
t _{HD}	9,10,11
tMRSC	9,10,11
tpMR	9,10,11
t _{RMR}	9,10,11
t _{RPW}	9,10,11
twpw	9,10,11
tRTC	9,10,11
tPRT	9,10,11
t _{RTR}	9,10,11
tEFL	9,10,11
tHFH	9,10,11
t _{FFH}	9,10,11

Parameters	Subgroups
tref	9,10,11
t _{RFF}	9,10,11
tweF	9,10,11
twff	9,10,11
twHF	9,10,11
trhf	9,10,11
trae	9,10,11
trpe	9,10,11
twar	9,10,11
twpF	9,10,11
tXOL	9,10,11
t _{XOH}	9,10,11

Document #: 38-00079-C



16 x 16 Multiplier Accumulator

Features

- Fast
 - CY7C510-45 has a 45 ns (max.) clock cycle (commercial)
 - CY7C510-55 has a 55 ns (max.) clock cycle (military)
- Low Power
 - I_{CC} (max. at 10 MHz) = 100 mA (commercial)
 - $-I_{CC} (max. at 10 MHz) = 110 mA (military)$
- V_{CC} Margin
 - $-5V \pm 10\%$
 - All parameters guaranteed over commercial and military operating temperature range
- 16 × 16 bit parallel multiplication with accumulation to 35-bit result

Logic Block Diagram

- Two's complement or unsigned magnitude operation
- ESD Protection
 - Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functionally equivalent to Am29510 and TMC2110

Functional Description

The CY7C510 is a high-speed 16×16 parallel multiplier accumulator which operates at 45 ns clocked multiply accumulate (MAC) time (22 MHz multiply accumulate rate). The operands may be specified as either two's complement or unsigned magnitude 16-bit numbers. The accumulator functions

include loading the accumulator with the current product, adding or subtracting the accumulator contents and the current product, or preloading the accumulator from the external world.

All inputs (data and instructions) and outputs are registered. These independently clocked registers are positive edge triggered D-type flip-flops. The 35-bit accumulator/output register is divided into a 3-bit extended product (XTP), a 16-bit most significant product (MSP), and a 16-bit least significant product (LSP). The XTP and MSP have dedicated ports for three-state output; the LSP is multiplexed with the Y-input. The 35-bit accumulator/output register may be preloaded through the bidirectional output ports.

0057-1

CLKX X15-0 Y15

Selection Guide

		7C510-45	7C510-55	7C510-65	7C510-75
Maximum Multiply-	Commercial	45	55	65	75
Accumulate Time (ns)	Military		55	65	75




Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Ambient Temperature Under Bias $\dots -55^{\circ}C$ to $+125^{\circ}C$
Supply Voltage to Ground Potential $\ldots-0.5V$ to $+7.0V$
DC Input Voltage $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs $\ldots\ldots-0.5V$ to V_{CC} Max.
Output Current, into Outputs (low) 10 mA
Static Discharge Voltage>2001V (per MIL-STD-883 Method 3015)

Pin Configurations




Operating Range

Rang	ge	Temperature	v _{cc}
Comme	rcial	0°C to +70°C	5V ±10%
Military	[1]	-55° to +125°C	5V ± 10%

Note:

1. TA is the "instant on" case temperature.





Pin Configurations (Continued)

Pin Configuration for 68-Pin Grid Array

X13 53 X11 55 X9 57 X7 59 X5 61	N.C.) 51 (X14) 52 (X12) 54 (X10) 56 (X8) 58 (X6) 60	(X15) 50 (TSL) 49	(RND) 48 (SUB) 47	46 CLKX 45	(CLKY) 44 (VCC) 43	15X 41	PREL 40 TSM 39	(CLKP) 38 (P34) 37	P33 36 P32 35 P30 32 P28 30 P26 28 P24 26	N.C. 34 P31 33 P29 31 P27 28 P25 27
(X3) 63 (X1) 65 (Y0,P0) 67 (N.C.) 68	X4 62 X2 64 X0 66 (Y1,P1) 1 (Y2,P2) 2	(Y3,P3) 3 (Y4,P4) 4	(Y5,P5) 5 (Y6,P6) 6	(77,P7) 7 (GND) 8	(Y8,P8) 9 (Y9,P9)	(Y10,P10) 11 (Y11,P11) 12	13 (Y13,P13) 14	15 (Y15,P15) 16	P22 24 P20 22 P18 20 P16 18 N.C.	P23 25 P21 23 P19 21 P17 19



Pin Definitions

Signal Name	I/O	Description
X ₁₅₋₀	I	X-Input Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude.
Y ₁₅₋₀ (P ₁₅₋₀)	I/O	Y-Input Data/LSP Output Data. When this port is used to input a Y value, the 16-bit number may be interpreted as two's complement or unsigned magnitude. This bidirectional port is multiplexed with the LSP output (P ₁₅₋₀), and can also be used to preload the LSP register.
P ₃₄₋₃₂	I/O	Extended Product (XTP) Output Data. This port is bidirectional. The extended product emerges through this port. The XTP register may also be preloaded through this port.
P ₃₁₋₁₆	I/O	MSP Output Data. This port is bidirectional. The most significant product emerges through this port. The MSP register may also be preloaded through this port.
P ₁₅₋₀	I/O	LSP Output Data. This port is bidirectional. The least significant product emerges through this port. The LSP register may also be preloaded through this port.
CLKX	I	X-Register Clock. X-Input Data are latched into the X-register at the rising edge of CLKX.
CLKY	I	Y-Register Clock. Y-Input Data are latched into the Y-register at the rising edge of CLKY.
CLKP	I	Product Register Clock. XTP, MSP, and LSP are latched into their respective registers at the rising edge of CLKP. If preload is selected, these registers are loaded with the preload data at the output pins via the bidirectional ports. If preload is not selected, these registers are loaded with the current accumulated product.
OEX	I	Output Enable Extended. When LOW, the extended product bidirectional port is enabled for output. When HIGH, the outputs drivers are disabled (high impedance) and the XTP port may be used for preloading. See Preload Function Table.
ŌEM	I	Output Enable Most. When LOW, the MSP bidirectional port is enabled for output. When HIGH, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See Preload Function Table.

Signal Name	I/O	Description
ŌEL	I	Output Enable Least. When LOW, the LSP bidirectional port is enabled for output. When HIGH, the output drivers are disabled (high impedance) and the MSP port may be used for preloading. See Preload Function Table.
PREL	I	Preload. When HIGH, the three bidirectional ports may be used to preload data into the accumulator register at the rising edge of CLKP. The three-state controls (OEX, OEM, OEL) must be HIGH to preload data. When LOW, the accumulated product is loaded into the accumulator/output register at the rising edge of CLKP. The output drivers must be enabled (OEX, OEM, OEL must be LOW) for the accumulated product to be output. Ordinarily, PREL, OEX, OEM, and OEL are tied together. See accumulator function table.
TC	I	Two's Complement Control. When HIGH, the 7C510 is in two's complement mode, where the input and output data are interpreted as two's complement numbers. The device is in unsigned magnitude mode when TC is LOW. This control is loaded into the instruction register at the rising edge of CLKX + CLKY.
RND	I	Round Control. When HIGH, rounding is enabled and a "1" is added to the MSB of the LSB (P ₁₅). When LOW, the product is unchanged. This control is loaded into the instruction register at the rising edge of CLKX + CLKY.
ACC	I	Accumulate Control. When HIGH, the accumulator/output register contents are added to or subtracted from the current product (XY) and this result is stored back into the accumulator/output register. When LOW, the product is loaded into the accumulator register, overwriting the current contents. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table.
SUB	I	Subtract Control. When both ACC and SUB are HIGH, the accumulator register contents are subtracted from the current product XY and this result is written back into the accumulator register. When ACC is HIGH and SUB is LOW, the accumulator register contents and current product are summed, then written back to the accumulator register. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table.



Functional Description

The CY7C510 is a high-speed 16×16 -bit multiplier accumulator (MAC). It comprises a 16-bit parallel multiplier followed by a 35-bit accumulator. All inputs (data and instructions) and outputs are registered. The 7C510 is divided into four sections: the input section, the 16×16 asynchronous multiplier array, the accumulator, and the output/preload section.

The input section has two 16-bit operand input registers for the X and Y operands, clocked by the rising edge of CLKX and CLKY, respectively. The four-bit instruction register (TC, RND, ACC, SUB) is clocked by the rising edge of the logical OR of CLKX, CLKY.

The 16×16 asynchronous multiplier array produces the 32-bit product of the input operands. Either two's complement or unsigned magnitude operation is selected, based on control TC. If rounding is selected, (RND = 1), a "1" is added to the MSB of the LSP (position P_{15}). The 32-bit product is zero-filled or sign-extended as appropriate and passed as a 35-bit number to the accumulator section.

The accumulator function is controlled by ACC, SUB, and PREL. Four functions may be selected: the accumulator may be loaded with the current product; the product may be added to the accumulator contents; the accumulator contents may be subtracted from the current product; or the accumulator may be preloaded from the bidirectional ports.

The output/preload section contains the accumulator/output register and the bidirectional ports. This section is controlled by the signals PREL, OEX, OEM, and OEL. When PREL is HIGH, the output buffers are in high impedance state. When the controls OEX, OEM, and OEL are also high, data present at the output pins will be preloaded into the appropriate accumulator register at the rising edge of CLKP. When PREL is LOW, the signals OEX, OEM, and OEL are enable controls for their respective three-state output ports.

Preload Function Table

	PREL	ŌEX	OEM	OEL	Out	put Regi	ster			
	IKEL	OLA	OLIVA	OLL	XTP	MSP	LSP			
	0	0	0	0	Q	Q	Q			
	0	0	0	1	Q	Q Q Z	Q Z			
	0	0	1	0	Q	Z	Q			
	0	0	1	1	Q Q Q Q Z	Z	Q Z			
	0	1	0	0	Z		Q Z			
	0	1	0	1	z	Q Q Z	Z			
ĺ	0	1	1	0	Z Z	Z	Q Z			
	0	1	1	1	z	Z	Z			
	1	0	0	0	ΙZ	Z	z			
	1	0	0	1	Z	Z	PL			
	1	0	1	0	z	PL	z			
	1	0	1 -	1	Z	PL	PL			
	1	1	0	0	PL	z	Z			
	1	1	0	1	PL	Z	PL			
	1	1	1	0	PL	PL	Z			
	1	1	1	1	PL	PL	PL			

- Z = Output buffers at High impedance (disabled.)
- Q = Output buffers at Low impedance. Contents of output register available through output ports.
- PL = Output disabled. Preload data supplied to the output pins will be loaded into the output register at the rising edge of CLKP.

Accumulator Function Table

PREL	ACC	SUB	P	OPERATION
L	L	x	Q	Load
L	Н	L	Q	Add
L	Н	Н	Q	Subtract
Н	х	X	PL	Preload



CY7C510 Input Formats

Fractional Two's Complement Input

	X _{IN}												YIN																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-20	-	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2- ⁹	2-10	2-11	2-12	2-13	2-14	2-15		_	_	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15
(Sig	n)																(Sig	n)														

Integer Two's Complement Input

XIN												YIN																				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1:	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20	-2	15 2	4 2	13	212	211	210	29	28	27	26	25	24	23	22	21	20
(Sig	n)															(Si	gn)															

Unsigned Fractional Input

								IN								_								Y]	IN_							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16	,	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16

Unsigned Integer Input

							X	IN											_				Y	IN_		_					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20	215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

CY7C510

Output Formats

Two's Complement Fractional Output

XTP					1	MSI	•	_												LS	SP .							
34 33 32	31 30 29	28 2	7 26	25	24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3.	2	1	0
-24 23 22	21 20 2-1	2-2 2-	3 2-4	2-5	2-6 2	2-7 2	-8 2-9	2-10	2-11	2-12	2-13	3 2-14	2-1	2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30
(Sign)																												

Two's Complement Integer Output

XTP	MSP	LSP
34 33 32	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
-234 233 232	231 230 229 228 227 226 225 224 223 222 221 220 219 218 217 216	215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20
(Sign)		

Unsigned Fractional Output

XIP		-				M	SP														L	P							
34 33 32	31 30 29	9 28 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
22 21 20	2-1 2-2 2-	3 2-4 2	-5 2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30	2-31	2-32

Unsigned Integer Output

	2	XTF	•								M	SP														LS	SP	_							
Γ	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0
2	34	233	232	231	230	229	228	227	226	225	224	223	222	221	220	219	218	217	216	215	214	213	212	211	210	29	28	27	26	25	24	23	22 2	21 2	20



Electrical Characteristics Over Operating Range^[4]

Parameters	Descript	ion	Test Conditi	ons	Min.	Max.	Units
V _{OH}	Output HIGH Voltag	е	$V_{CC} = Min., I_{OH} = -$	-0.4 mA	2.4		v
V _{OL}	Output LOW Voltage		$V_{CC} = Min., I_{OL} = 4.$	0 mA		0.4	v
V _{IH}	Input HIGH Voltage				2.0		v
v_{IL}	Input LOW Voltage					0.8	v
I _{OH}	Output HIGH Curren	ıt	$V_{CC} = Min., V_{OH} = 2$	2.4V	-0.4		mA
I _{OL}	Output LOW Current		$V_{CC} = Min., V_{OL} = 0$	0.4V	4.0		mA
I_{IX}	Input Leakage Curren	it	$GND \leq V_{I} \leq V_{CC}$		- 10	+ 10	μΑ
I_{I}	Input Current, Max. I	nput Voltage	$V_{CC} = Max., V_{IN} = 7$	'.0V		10	mA
I _{OS} [1]	Output Short Circuit	Current	$V_{CC} = Max., V_{OUT} =$	0.5V	-3	-30	mA
I _{OZL}	Output OFF (Hi-Z) C	urrent	$V_{CC} = Max., \overline{OE} = 2.$	0V		-25	μΑ
I _{OZH}	Output OFF (Hi-Z) C	urrent	$V_{CC} = Max., \overline{OE} = 2.$	0 V	25		μΑ
I _{CC} (Q1) ^[2]	Supply Current (Quie	scent)	$V_{CC} = Max.,$ $V_{IN} = [GND \text{ to } V_{IL}] c$	or [V _{IH} to V _{CC}]		30	mA
I (O2)[2]	Summing Commont (Ossio		$V_{CC} = Max$	Commercial		20	
I _{CC} (Q2) ^[2]	Supply Current (Quie	scent)	$V_{CC} \ge V_{IN} \ge 3.85V$ $0.4V \ge V_{IN} \ge GND$	Military		25	mA
I _{CC} (Max.) ^[2]	Supply Current	Commercial	V _{CC} = Max., f _{CLK} =	10 MHz		100	mA
LCC (IVIUS.)	Suppi, Current	Military	, CC Man, ICLK	10 IVIII		110	1117.

Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	8	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pr.

Notes:

- 1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- 2. For I_{CC} measurements, the outputs are three-stated. Two quiescent figures are given for different input voltage ranges. To calculate I_{CC} at any given clock frequency, use 30 mA + I_{CC} (A.C.), where I_{CC} (A.C.) = (7 mA/MHz) × Clock Frequency for the Commercial temperature range. I_{CC} (A.C.) = (8 mA/MHz) × Clock Frequency for Military temperature range.
- Tested initially and after any design or process changes that may affect these parameters.
- 4. See the last page of this specification for Group A subgroup testing information.


Output Loads Used for A.C. Performance Characteristics

Normal Load (Load 1)




Equivalent to:

THÉVENIN EQUIVALENT



0057-6

Three-State Delay Load (Load 2)





Switching Characteristics Over Operating Range^[3]


Parameters	Description		7C5	10-45	7C5	10-55	7C5	10-65	7C5	10-75	Units
1 arameters	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Cints
t _{MA}	Multiply Accumulate Time	;		45		55		65		75	ns
ts	Setup Time		20		20		25		25		ns
tH	Hold Time		3		3		3		3		ns
t_{PW}	Clock Pulse Width		25		25		30		30		ns
t _{PDP}	Output Clock to P			30		30		35		35	ns
t _{PDY}	Output Clock to Y			30		30		35		35	ns
t _{PHZ}	OEX, OEM to P;	HIGH to Z		25		25		30		30	ns
t _{PLZ}	OEL to Y (Disable Time)	LOW to Z		25		25		30		30	ns
t _{PZH}	OEX, OEM to P;	Z to HIGH		30		30		35		35	ns
tPZL	OEL to Y (Enable Time)	Z to LOW		30		30		35		35	ns
tHCL	Relative Hold Time		0		0		0				ns

Test Waveforms


TEST	٧ _X	OUTPUT WAVEFORM - MEASUREMENT LEVEL
ALL t _{PD} 's	v∞	V _{OH} 1.5V
t _{PHZ}	0.0V	V _{OH} 0.5V 0.0V
t _{PLZ}	2.6V	V _{OL} 2.6V
^t PZH	0.0V	0.0V ———————V _{OH}
t _{PZL}	2.6V	2.6V

0057-7

Setup and Hold Time



Pulse Width




Notes:

- Diagram shown for HIGH data only. Output transition may be opposite sense.
- 2. Cross hatched area is don't care condition.


3. See the last page of this specification for Group A subgroup testing information.




CY7C510 Timing Diagram



Preload Timing Diagram




Three-State Timing Diagram





0057-12





Typical AC and DC Characteristics






















Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
45	CY7C510-45 PC	P29	Commercial
	CY7C510-45 LC	L81	
	CY7C510-45 JC	J81	
	CY7C510-45 DC	D 30	
	CY7C510-45 GC	G68	
55	CY7C510-55 PC	P29	Commercial
	CY7C510-55 LC	L81	
	CY7C510-55 JC	J81	
	CY7C510-55 DC	D30	
	CY7C510-55 GC	G68	
	CY7C510-55 LMB	L81	Military
	CY7C510-55 DMB	D30	-
	CY7C510-55 GMB	G68	
65	CY7C510-65 PC	P29	Commercial
	CY7C510-65 LC	L81	
	CY7C510-65 JC	J81	
	CY7C510-65 DC	D 30	
	CY7C510-65 GC	G68	
	CY7C510-65 LMB	L81	Military
	CY7C510-65 DMB	D30	-
	CY7C510-65 GMB	G68	
75	CY7C510-75 PC	P29	Commercial
	CY7C510-75 LC	L81	
	CY7C510-75 JC	J81	
	CY7C510-75 DC	D30	İ
	CY7C510-75 GC	G68	
	CY7C510-75 LMB	L81	Military
	CY7C510-75 DMB	D30	
	CY7C510-75 GMB	G68	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
v_{OH}	1,2,3
V_{OL}	1,2,3
v_{IH}	1,2,3
V_{IL}	1,2,3
Іон	1,2,3
I _{OL}	1,2,3
I _{IX}	1,2,3
II	1,2,3
I _{OS}	1,2,3
I _{OZL}	1,2,3
I _{OZH}	1,2,3

Parameters	Subgroups
I _{CC} (Q1)	1,2,3
I _{CC} (Q2)	1,2,3
I _{CC} (Max.)	1,2,3

Switching Characteristics

Parameters	Subgroups
t _{MA}	7,8,9,10,11
ts	7,8,9,10,11
t _H	7,8,9,10,11
tpW	7,8,9,10,11
t _{PDP}	7,8,9,10,11
tpDY	7,8,9,10,11
tPHZ	7,8,9,10,11
tPLZ	7,8,9,10,11
t _{PZH}	7,8,9,10,11
tPZL	7,8,9,10,11
tHCL	7,8,9,10,11

Document #: 38-00014-B



16 x 16 Multipliers

Features

- Fast
 - 38 ns clock cycle (commercial)
 - 42 ns clock cycle (military)
- Low Power
 - I_{CC} (max. at 10 MHz) = 100 mA (commercial)
 - I_{CC} (max. at 10 MHz) = 110 mA (military)
- V_{CC} Margin
 - $-5V \pm 10\%$
 - All parameters guaranteed over commercial and military operating temperature range
- 16 x 16 bit parallel multiplication with full precision 32-bit product output


- Two's complement, unsigned magnitude, or mixed mode multiplication
- CY7C516 pin compatible and functionally equivalent to Am29516, MPY016K, MPY016H
- CY7C517 pin compatible and functionally equivalent to Am29517

Functional Description

The CY7C516/517 are high-speed 16 x 16 parallel multipliers which operate at 38 ns clocked multiply times (26 MHz multiplication rate). The two input operands may be independently specified

as either two's complement or unsigned magnitude numbers. Controls are provided for rounding and format adjustment of the full precision 32-bit product.

On the 7C516, individually clocked input and output registers are provided to maximize throughput and to simplify bus interfacing. On the 7C517, a single clock (CLK) is provided, along with three register enables. This facilitates the use of the 7C517 in microprogrammed systems. The input and output registers are positive edge triggered D-type flip-flops. The output register may be made transparent for asynchronous output.



Selection Guide

		7C516-38 7C517-38	7C516-42 7C517-42	7C516-45 7C517-45	7C516-55 7C517-55	7C516-75 7C517-75
Maximum Multiply Time (ns)	Commercial	38/58		45/65	55/75	75/100
Clocked/Unclocked	Military		42/65		55/75	75/100




Functional Description (Continued)

Two output modes may be selected by using the output multiplexer control, MSPSEL. Holding MSPSEL LOW causes the most significant product (MSP) to be available at the dedicated output port. The LSP is simultaneously available at the bidirectional port shared with the Y-inputs.

The other mode of output involves toggling of the MSPSEL control, allowing both the MSP and LSP to be available for output through the dedicated 16-bit output port.

Pin Configurations





Pin Configurations (Continued)

Pin Configuration for 68-Pin Grid Array

0054-16



Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.)

· · · · · · · · · · · · · · · · · · ·
Ambient Temperature Under Bias – 55°C to + 125°C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Input Voltage0.5V to +7.0V
DC Voltage Applied to Outputs $-0.5V$ to V_{CC} Max.
Output Current, into Outputs (low) 10 mA
Static Discharge Voltage>1000V (per MIL-STD-883 Method 3015)

Description

I X-Input Data. This 16-bit number may be interpreted as two's complement or unsigned

Pin Definitions

magnitude.

Signal Name I/O

 X_{15-0}

Y ₁₅₋₀ (P ₁₅₋₀)	I/O	Y-Input/LSP Output Data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. The Y-input port may be multiplexed with the LSP output (P ₁₅₋₀).
P ₃₁₋₁₆ (P ₁₅₋₀)	0	Output Data. This 16-bit port may carry either the MSP (P_{31-16}) or the LSP (P_{15-0}) .
FT	Ι	The MSP and LSP registers are made transparent (asynchronous operation) if FT is HIGH.
FA	I	Format Adjust Control. If FA is HIGH, a full 32-bit product is output. If FA is LOW, a left-shifted product is output, with the sign bit replicated in the LSP. FA must be HIGH for two's complement integer, unsigned magnitude, and mixed mode multiplication.
MSPSEL	Ι	Output Multiplexer Control. When MSPSEL is LOW, the MSP is available for output at the MSP output port, and the LSP is available at the Y-input/LSP output port. When MSPSEL is HIGH, the LSP is available at both ports (above) and the MSP is not available.
RND	Ι	Round Control. When RND is HIGH, a one is added to the MSB of the LSP. This position is dependent on the FA control; $FA = HIGH$ means RND adds to the 2^{-15} bit (P_{15}), $FA = LOW$ means RND adds to the 2^{-16} bit (P_{14}).
TCX	Ι	Two's Complement Control X. X-input data are interpreted as two's complement when TCX is HIGH. TCX LOW means the data are interpreted as unsigned magnitude.

Operating Range

Range	Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[1]	-55°C to +125°C	5V ± 10%

Note:

1. TA is the "instant on" case temperature.

Signal Name	I/O	Description
TCY	I	Two's Complement Control Y. Y-Input data are interpeted as two's complement when TCY is HIGH. TCY LOW means the data are interpreted as unsigned magnitude.
ŌĒP	I	P_{31-16}/P_{15-0} Output Port Three-State Control. When \overline{OEP} is LOW, the output port is enabled; when \overline{OEP} is HIGH, the drivers are in a high impedance state.
OEL	I	Y-in/P ₁₅₋₀ Port Three State Control. When \overline{OEL} is LOW, the timeshared port is enabled for LSP output. When \overline{OEL} is HIGH, the output drivers are in a high impedance state. This is required for Y-input.
CY7C51	l6 Onl	v
CLKX	I	X-Register Clock, X-input data and TCX are latched in at the rising edge of CLKX.
CLKY	I	Y-Register Clock. Y-input data and TCY are latched in at the rising edge of CLKY.
CLKM	I	MSP Register Clock. The most significant product (MSP) is latched in at the MSP Register at the rising edge of CLKM.
CLKL	I	LSP Register Clock. The least significant product (LSP) is latched in at the LSP Register at the rising edge of CLKL.
CY7C51	7 Onl	v
CLK	I	Clock. All enabled registers latch in their data at the rising edge of CLK.
ENX		X-Register Enable. When \overline{ENX} is LOW, the X-Register is enabled. X-input data and TCX will be latched in at the rising edge of CLK when the register is enabled. When \overline{ENX} is HIGH, the X-Register is in hold mode.
ENY	I	X-Register Enable. ENY enables the Y-Register. (See ENX.)
ENP	I	Product Register Enable. ENP enables the product register. Both the MSP and LSP Sections are enabled by ENP. (See ENX.)



Input Formats (All Devices)

Fractional Two's Complement Input Format

TCX.	TCV	=	1
I CA.	101		_

	X _{IN}													YIN																		
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	20	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	-20	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15
(5	Sign	n)															(Sig	n) ·														

Integer Two's Complement Input Format

TCX, TCY = 1

	X _{IN}														Y _{IN}																	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20	-	.215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20
(Sig	n)															((Sign	1)														

Unsigned Fractional Input Format

TCX, TCY = 0

								X	IN															Y	IN							
1:	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2-	1 ;	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16

Unsigned Integer Input Format

TCX, TCY = 0

				_			- 21	II.								_									H.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20	-	215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20



Output Formats (All Devices)

Fractional Two's Complement (Shifted)* Format

F.	Λ	_	Λ

								M	SP															LS	SP							
31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-20	2	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	-20	2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30
(Si	gn))															(Sig	n)														

Fractional Two's Complement Output

FA = 1

							M	SP															LS	SP							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-21	20	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30
(Sig	n)																														

Integer Two's Complement Output

FA = 1

								M	SP															L	SP							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			229	228	227	226	225	224	223	222	221	220	219	218	217	216	215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20
•	(Sig	n)																														

Unsigned Fractional Output

FA = 1

							M	SP							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16

Unsigned Integer Output

FA = 1

							M	SP											_				LS	SP							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
231	230	229	228	227	226	225	224	223	222	221	220	219	218	217	216	215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20
*In	his f	orma	t an	over	flow	occu	rs in	the a	ttem	pted	mult	iplica	ation	of th	ie two	's com	plem	ent n	umb	er 1.	000.	(-	-1) v	vith i	itself,	yiel	ding	a pro	duct	of 1.	000



Electrical Characteristics Over Operating Range^[4]

Parameters	Desc	ription	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Vo	ltage	$V_{\rm CC} = Min., I_{\rm OH} = -0.4 \mathrm{mA}$	2.4		v
V _{OL}	Output LOW Volt	age	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$		0.4	v
V _{IH}	Input HIGH Volta	age		2.0		v
V _{IL}	Input LOW Volta	ge			0.8	v
I _{OH}	Output HIGH Cu	rrent	$V_{CC} = Min., V_{OH} = 2.4V$	-0.4		mA
I _{OL}	Output LOW Cur	rent	$V_{CC} = Min., V_{OL} = 0.4V$	4.0		mA
I _{IX}	Input Leakage Cu	rrent	$V_{SS} \le V_{IN} \le V_{CC}, V_{CC} = Max.$	-10	10	μΑ
I _{OS} [1]	Output Short Circ	uit Current	$V_{CC} = Max., V_{OUT} = 0V$	-3	-30	mA
IOZL	Output OFF (Hi-2	Z) Current	$V_{CC} = Max., \overline{OE} = 2.0V$		-25	μΑ
IOZH	Output OFF (Hi-2	Z) Current	$V_{CC} = Max., \overline{OE} = 2.0V$	25		μΑ
		Commercial (-38)	$GND \le V_{IN} \le V_{IL}$ or		40	
I _{CC} (Q ₁) ^[2]	Supply Current (Quiescent)	Military (-42)	$V_{IH} \le V_{IN} \le V_{CC};$ $\overline{OE} = HIGH$		45	mA
	(Quiescent)	All Others	OE - HIGH		30	
T (0.)[2]	Supply Current	Commercial	$GND \le V_{IN} \le 0.4V \text{ or}$		20	
I _{CC} (Q ₂) ^[2]	(Quiescent)	Military	$3.85V \le V_{IN} \le V_{CC}; \overline{OE} = HIGH$		25	mA
I _{CC} (Max.)[2]	Supply Current	Commercial	$V_{CC} = Max., f_{CLK} = 10 MHz;$		100	mA
ICC (IVIAX.)1-1	Supply Current	Military	OE = HIGH		110] ""

Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	8	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	10	P-

Notes:

- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- 2. Two quiescent figures are given for different input voltage ranges. To calculate I_{CC} at any given clock frequency, use 30 mA + I_{CC} (A.C.), where I_{CC} (A.C.) = (7 mA/MHz) × Clock Frequency for the Commercial temperature range. I_{CC} (A.C.) = (8 mA/MHz) × Clock Frequency for the Military temperature range.
- 3. Tested initally and after any design or process changes that may affect these parameters.
- See the last page of this specification for Group A subgroup testing information.

Output Loads Used for A.C. Performance Characteristics

Normal Load (Load 1)




Equivalent to:

THÉVENIN EQUIVALENT

455Ω OUTPUT O 2.22V

0054-6

Three-State Delay Load (Load 2)





Switching Characteristics Over Operating Range^[2]

Parameters	Descrip	ion	Test Conditions	7C5	16-38 17-38	'	16-42 17-42		16-45 17-45		16-55 17-55		16-75 17-75	Units
			Conditions		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{MUC}	Unclocked Multiply Time	•			58		65		65		75		100	ns
t _{MC}	Clocked Multiply Time]		38		42		45		55		75	ns
ts	X _i , Y _i , RND, TCX, TCY	Set-up Time]	7		8		20		20		25		ns
tH	X _i , Y _i , RND, TCX, TCY	Hold Time]	3		3		3		3		3		ns
t _{SE}	ENX, ENY, ENP Set-up	Time (7C517 Only)]	10		15		20		20		25		ns
tHE	ENX, ENY, ENP Hold T	Time (7C517 Only)	Load 1	3		3		3		3		3		ns
tpwH, tpwL	Clock Pulse Width (HIG	H and LOW)	1	10		10		20		25		30		ns
tPDSEL	MSPSEL to Product Out		1		18		21		25		25		30	ns
t _{PDP}	Output Clock to P] .		25		30		30		30		35	ns
t_{PDY}	Output Clock to Y				25		30		30		30		35	ns
t _{PHZ}	OEP Disable Time	HIGH to Z			15		17		25		25		30	ns
t _{PLZ}	ODI DISGOTO IMMO	LOW to Z			15		17		25		25		30	ns
t _{PZH}	OEP Enable Time	Z to HIGH			23		25		30		30		35	ns
tPZL	OLI Enable Time	Z to LOW	Load 2		23		25		30		30		35	ns
tPHZ	OEL Disable Time	HIGH to Z	Load 2		15		17		25		25		30	ns
tPLZ	OLL Disable Time	LOW to Z]		15		17		25		25		30	ns
tPZH	OEL Enable Time	Z to HIGH			23		25		30		30		35	ns
tPZL	CEL Enaole Time	Z to LOW			23		25		30		30		35	ns
tHCL	Clock Low Hold Time Cl Relative to CLKML ^[1]	LKXY	Load 1	0		0		0		0		0		ns


Notes:

Test Waveforms (All Devices)


TEST	v _x	OUTPUT WAVEFORM - MEASUREMENT LEVEL
ALL t _{PD} 's	ν _œ	V _{OH} 1.5V
^t PHZ	0.0V	V _{OH} 0.5V 0.0V
t _{PLZ}	2.6V	V _{OL} 2.6V
[†] PZH	0.0V	0.0V ——————V _{OH}
t _{PZL}	2.6V	2.6V

0054-7

Setup and Hold Time (All Devices)



Pulse Width (All Devices)



2. Cross hatched area is don't care condition.

To ensure that the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.


^{2.} See the last page of this specification for Group A subgroup testing information.

Notes:
1. Diagram shown for HIGH data only. Output transition may be opposite sense.


0054-10




Three-State Timing Diagram



Timing Diagram 7C516





Timing Diagram 7C517








Typical DC and AC Characteristics




















0054-17



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
38	CY7C516-38PC CY7C517-38PC	P29	Commercial
	CY7C516-38LC CY7C517-38LC	L81	
	CY7C516-38JC CY7C517-38JC	J81	
	CY7C516-38DC CY7C517-38DC	D30	
	CY7C516-38GC CY7C517-38GC	G68	
42	CY7C516-42LMB CY7C517-42LMB	L81	Military
	CY7C516-42DMB CY7C517-42DMB	D30	
	CY7C516-42GMB CY7C517-42GMB	G68	
45	CY7C516-45PC CY7C517-45PC	P29	Commercial
	CY7C516-45LC CY7C517-45LC	L81	
	CY7C516-45JC CY7C517-45JC	J81	
	CY7C516-45DC CY7C517-45DC	D30	
	CY7C516-45GC CY7C517-45GC	G68	

Speed (ns)	Ordering Code	Package Type	Operating Range
55	CY7C516-55PC CY7C517-55PC	P29	Commercial
	CY7C516-55LC CY7C517-55LC	L81	
	CY7C516-55JC CY7C517-55JC	J81	
	CY7C516-55DC CY7C517-55DC	D 30	
	CY7C516-55GC CY7C517-55GC	G68	
	CY7C516-55LMB CY7C517-55LMB	L81	Military
	CY7C516-55DMB CY7C517-55DMB	D30	
	CY7C516-55GMB CY7C517-55GMB	G68	
75	CY7C516-75PC CY7C517-75PC	P29	Commercial
	CY7C516-75LC CY7C517-75LC	L81	
	CY7C516-75JC CY7C517-75JC	J81	
	CY7C516-75DC CY7C517-75DC	D30	
	CY7C516-75GC CY7C517-75GC	G68	
	CY7C516-75LMB CY7C517-75LMB	L81	Military
	CY7C516-75DMB CY7C517-75DMB	D30	
	CY7C516-75GMB CY7C517-75GMB	G68	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups			
V _{OH}	1,2,3			
v_{OL}	1,2,3			
V _{IH}	1,2,3			
v_{IL}	1,2,3			
I _{OH}	1,2,3			
I _{OL}	1,2,3			
I_{IX}	1,2,3			
I _{OS}	1,2,3			
I _{OZL}	1,2,3			
I _{OZH}	1,2,3			
Icc (0 ₁)	1,2,3			

Parameters	Subgroups		
I _{CC} (Q ₂)	1,2,3		
I _{CC} (Max.)	1,2,3		

Switching Characteristics

Parameters	Subgroups
t _{MUC}	7,8,9,10,11
t _{MC}	7,8,9,10,11
ts	7,8,9,10,11
tH	7,8,9,10,11
t _{SE}	7,8,9,10,11
tHE	7,8,9,10,11
tpwH, tpwL	7,8,9,10,11
tPDSEL	7,8,9,10,11
tpDp	7,8,9,10,11
tpDY	7,8,9,10,11
t _{PHZ}	7,8,9,10,11
t _{PLZ}	7,8,9,10,11
tPZH	7,8,9,10,11
tPZL	7,8,9,10,11
t _{PHZ}	7,8,9,10,11
t _{PLZ}	7,8,9,10,11
tPZH	7,8,9,10,11
t _{PZL}	7,8,9,10,11
tHCL	7,8,9,10,11

Document #: 38-00018-C



CMOS Four-Bit Slice

Features

• Fast

CY7C901-23 has a 23 ns Read Modify-Write Cycle; Commercial 25% Faster than "C" Spec 2901 CY7C901-27 has a 27 ns Read Modify-Write Cycle; Military 15% Faster than "C" Spec 2901

- Low Power
 70 mA (commercial)
 90 mA (military)
- V_{CC} 5V ± 10% Commercial and military
- Eight Function ALU
- Infinitely expandable in 4-bit increments
- Four Status Flags: Carry, overflow, negative, zero
- Capable of withstanding greater than 2000V static discharge voltage

• Pin Compatible and Functional Equivalent to Am2901B, C

Functional Description

The CY7C901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.

The CY7C901, as illustrated in the block diagram, consists of a 16-word by 4-bit dual-port RAM register file, a 4-bit ALU and the required data manipulation and control logic.


The operation performed is determined by nine input control lines (I_0 to I_8)

that are usually inputs from a microinstruction register.

The CY7C901 is expandable in 4-bit increments, has three-state data outputs as well as flag output, and can use either a full look ahead carry or a ripple carry.

The CY7C901 is a pin compatible, functional equivalent, improved performance replacement for the Am2901.

The CY7C901 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection over 2000V and achieves superior performance with low power dissipation.





Selection Guide See last page for ordering information.

Read Modify-Write Cycle (Min.) in ns	Operating I _{CC} (Max.) in mA	Operating Range	Part Number
23	80	Commercial	CY7C901-23
27	90	Military	CY7C901-27
31	70	Commercial	CY7C901-31
32	90	Military	CY7C901-32

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 10 to Pin 30)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (Low)30 mA

Static Discharge Voltage	> 2001 V
Latchup Current (Outputs)>	200 mA

Operating Range

Range	Ambient Temperature	v_{cc}	
Commercial	0°C to +70°C	5V ± 10%	
Military ^[1]	-55°C to +125°C	5V ± 10%	

Note:

1. TA is the "instant on" case temperature.

Pin Definitions

Signal Name	I/O	Description
A ₀ -A ₃	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal) A port.
B ₀ -B ₃	I	These 4 address lines select one of the registers in the stack and output is contents on the (internal) B port. This can also be the destination address when data is written back into the register file.
I ₀ -I ₈	I	These 9 instruction lines select the ALU data sources $(I_0, 1, 2)$, the operation to be performed $(I_3, 4, 5)$ and what data is to be written into either the Q register or the register file $(I_6, 7, 8)$.
$D_0 - D_3$	I	These are 4 data input lines that may be selected by the I _{0, 1, 2} lines as inputs to the ALU.
Y ₀ -Y ₃	О	These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the I ₆ , 7, 8 lines.
ŌĒ	I	Output Enable. This is an active LOW input that controls the Y_0-Y_3 outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high impedance state.
CP	Ι	Clock Input. The LOW level of the clock write data to the 16 x 4 RAM. The HIGH level of the clock writes data from the RAM to the A-port and B-port latches. The operation of the Q register is similar. Data is entered into the master latch on the LOW level of the clock and transferred from master to slave when the clock is HIGH.
Q ₃ RAM ₃	I/O	These two lines are bidirectional and are controlled by the I _{6, 7, 8} inputs. Electrically they

are three-state output drivers connected to the

TTL compatible CMOS inputs.

Signal Name	I/O	Description
Q ₃	I/O	Outputs: When the destination code on lines
RAM_3		I _{6, 7, 8} indicates a shift left (UP) operation the
(Cont.)		three-state outputs are enabled and the MSB of
		the Q register is output on the Q ₃ pin and the
		MSB of the ALU output (F ₃) is output on the RAM 3 pin.
		Inputs: When the destination code indicates a
		shift right (DOWN) the pins are the data inputs
		to the MSB of the Q register and the MSB of the
		RAM.
Q_0	I/O	These two lines are bidirectional and function in a
RAM_0		manner similar to the Q3 and RAM3 lines, except
·		that they are the LSB of the Q register and RAM.
Cn	I	The carry-in to the internal ALU.
C_{n+4}	0	The carry-out from the internal ALU.
G, P	0	The carry generate and the carry propagate
		outputs of the ALU, which may be used to
		perform a carry look-ahead operation over the 4-
		bits of the ALU.
OVR	0	Overflow. This signal is logically the exclusive-
		OR of the carry-in and the carry-out of the MSB
		of the ALU. This pin indicates that the result of
		the ALU operation has exceeded the capacity of
		the machine. It is valid only for the sign bit and
		assumes two's complement coding for negative
		numbers.

F = 0 O Open drain output that goes HIGH if the data on the ALU outputs (F_{0, 1, 2, 3}) are all LOW. It indicates that the result of an ALU operation is

O The most significant bit of the ALU output.

zero (positive logic).

F3




Figure 1. CY7C901 Block Diagram



Functional Tables

	Micro Code			de	ALU Source Operands	
Mnemonic	I ₂	I ₁	I ₀	Octal Code	R	S
AQ AB ZQ ZB	L	L	L	0	A	Q
AB	L	L	Н	1	A	B
ZQ	L	H	L	2	0	0
ZB	L	Н	H	3	l 0	B
ZA	H	L	L	4	0	A
DA	Н	L	H	5	D	A
DQ	H	Н	L	6	D	Q
DŽ	H	H	H	7	D	ΙÒ

Figure 2	2. ALU	Source	Operand	Control
----------	--------	--------	---------	---------

		Mic	ro C	ode	ALU	
Mnemonic	I ₅	I4	I3	Octal Code	Function	Symbol
ADD	L	L	L	0	R Plus S	R + S
SUBR	L	L	Н	1	S Minus R	S – R
SUBS	L	Н	L	2	R Minus S	R - S
OR	L	Н	Н	3	RORS	$R \lor S$
AND	H	L	L	4	R AND S	$\mathbf{R} \wedge \mathbf{S}$
NOTRS	Н	L	Н	5	R AND S	$\overline{\mathbf{R}} \wedge \mathbf{S}$
EXOR	Н	Н	L	6	R EX-OR S	R ¥ S
EXNOR	H	Н	Н	7	R EX-NOR S	$R \vee S$

Figure 3. ALU Function Control

Mnemonic	Micro Code				RAM Function			-Reg. inction	Y	RAM Shifter		Q Shifter	
1vanemonie	I ₈	I ₇	I ₆	Octal Code	Shift	Load	Shift	Load	Output	RAM ₀	RAM ₃	Q_0	Q ₃
QREG	L	L	L	0	X	None	None	$F \rightarrow Q$	F	Х	X	X	X
NOP	L	L	Н	1	X	None	X	None	F	X	X	X	X
RAMA	L	Н	L	2	None	$F \rightarrow B$	X	None	A	X	X	X	X
RAMF	L	Н	Н	3	None	$F \rightarrow B$	X	None	F	X	X	X	X
RAMQD	Н	L	L	4	DOWN	$F/2 \rightarrow B$	DOWN	$Q/2 \rightarrow Q$	F	F ₀	IN ₃	Q_0	IN ₃
RAMD	Н	L	Н	5	DOWN	$F/2 \rightarrow B$	X	None	F	F ₀	IN ₃	Q_0	Х
RAMQU	Н	Н	L	6	UP	$2F \rightarrow B$	UP	$2Q \rightarrow Q$	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	Н	Н	Н	7	UP	$2F \rightarrow B$	X	None	F	IN ₀	F ₃	X	Q ₃

X = Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

Figure 4. ALU Destination Control

	I ₂₁₀ Octal	0	1	2	3	4	5	6	7
	ALU Source								
Octal	ALU	,					,		
I543	Function	A, Q	A, B	O, Q	O, B	O, A	D, A	D, Q	D, O
0	$C_n = L$ $R $ plus S	A+Q	A+B	Q	В	A	D+A	D+Q	D
	$C_n = H$	A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1
1	$C_n = L$ S minus R	Q-A-1	B-A-1	Q-1	B-1	A-1	A-D-1	Q-D-1	-D-1
l	$C_n = H$	Q-A	B-A	Q	В	A	A-D	Q-D	-D
2	C _n = L R minus S	A-Q-1	A-B-1	-Q-1	-B-1	-A-1	D-A-1	D-Q-1	D-1
	$C_n = H$	A-Q	A-B	-Q	-в	-A	D-A	D-Q	D
3	RORS	A∨Q	A∨B	Q	В	A	D∨A	D∨Q	D
4	R AND S	$\mathbf{A} \wedge \mathbf{Q}$	A∧B	. 0	0	0	D∧A	D∧Q	0
5	R AND S	$\overline{\mathbf{A}} \wedge \mathbf{Q}$	Ā∧B	Q	В	A	$\overline{\mathbf{D}} \wedge \mathbf{A}$	D̄∧Q	0
6	R EX-OR S	A∀Q	A¥B	Q	В	A	D∀A	D∀Q	D
7	R EX-NOR S	Ā¥Q	Ā¥B	Q	B	Ā	D∀A	D∀Q	D

 $^{+ =} Plus; - = Minus; \lor = OR; \land = AND; \lor = EX-OR$

Figure 5. Source Operand and ALU Function Matrix

A = Register Addressed by A inputs.

B = Register Addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.



Description of Architecture

General Description

A block diagram of the CY7C901 is shown in *Figure 1*. The circuit is a 4-bit slice consisting of a register file (16 x 4 dual port RAM), the ALU, the Q register and the necessary control logic. It is expandable in 4-bit increments.

RAM

The RAM is addressed by two 4-bit address fields (A_0-A_3, B_0-B_3) that cause the data to appear at the A or B (internal) ports. If the A and B addresses are the same, the data at the A and B ports will be identical.

New data is written into the RAM location specified by the B address when the RAM write enable (RAM EN) is active and the clock input is LOW. Each of the four RAM inputs is driven by a 3-input multiplexer that allows the outputs of the ALU (F0, 1, 2, 3) to be shifted one bit position to the left, the right, or not to be shifted. The other inputs to the multiplexer are from the RAM3 and RAM0 I/O pins.

For a shift left (up) operation, the RAM3 output buffer is enabled and the RAM_0 multiplexer input is enabled. For a shift right (down) operation the RAM_0 output buffer is enabled and the RAM_3 multiplexer input is enabled.

The data to be written into the RAM is applied to the D inputs of the CY7C901 and is passed (unchanged) through the ALU to the RAM location addressed by the B word address.

The outputs of the RAM A and B ports drive separate 4-bit latches that are enabled (follow the RAM data) when the clock is HIGH. The outputs of the A latches go to three multiplexers whose outputs drive the two inputs to the ALU ($R_{0,\,1,\,2,\,3}$) and ($S_{0,\,1,\,2,\,3}$) and the ($Y_{0,\,1,\,2,\,3}$) chip outputs.

ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on two 4-bit input words, R and S. The R inputs are driven from four 2-input multiplexers whose inputs are from either the (RAM) A-port or the external data (D) inputs. The S inputs are driven from four 3-input multiplexers whose inputs are from the A-port, the B-port, or the Q register. Both multiplexers are controlled by the

 $I_{0,\;1,\;2}$ inputs as shown in Figure 2. This configuration of multiplexers on the ALU R and S inputs enables the user to select eight pairs of combinations of A, B, D, Q and "0" (unselected) inputs as 4-bits operands to the ALU. The logical and arithmetic operations performed by the ALU upon the data present at its R and S inputs are tabulated in Figure 3. The ALU has a carry-in (C_n) input, carry-propagate (P) output, carry-generate (G) output, carry-out (C_n+4) and overflow (OVR) pins to enable the user to (1) speed up arithmetic operations by implementing carry look-ahead logic and (2) determine if an arithmetic overflow has occurred.

The ALU data outputs $(F_{0,\ 1,\ 2,\ 3})$ are routed to the RAM, the Q register inputs and the Y outputs under control of the $I_{6,\ 7,\ 8}$ control signal inputs as shown in Figure 4. In addition, the MSB of the ALU is output as F3 so that the user can examine the sign bit without enabling the three-state outputs. The F=0 output, used for zero detection, is HIGH when all bits of the F output are LOW. It is an open-drain output which may be wire OR'ed across multiple 7C901 processor slices.

Q Register

The Q register functions as an accumulator or temporary storage register. Physically it is a 4-bit register implemented with master-slave latches. The inputs to the Q register are driven by the outputs from four 3-input multiplexers under control of the $I_{6,\,7,\,8}$ inputs. The Q_0 and Q_3 I/O pins function in a manner similar to the RAM0 and RAM3 pins. The other inputs to the multiplexer enable the contents of the Q register to be shifted up or down, or the outputs of the ALU to be entered into the master latches. Data is entered into the master latches when the clock is LOW and transferred from master to slave (output) when the clock changes from LOW to HIGH.

ALU Source Operand and ALU Functions

The ALU source operands and ALU function matrix is summarized in Figure 5 and separated by logic operation or arithmetic operation in Figures 6 and 7, respectively. The I_0 , 1, 2 lines select eight pairs of source operands and the I_3 , 4, 5 lines select the operation to be performed. The carry-in (C_n) signal affects the arithmetic result and the internal flags; not the logical operations.



Conventional Addition and Pass-Increment/ Decrement

When the carry-in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the DECREMENT operation so that the result is equivalent to the PASS operation.

Octal I ₅₄₃ , I ₂₁₀	Group	Function
40	AND	$A \wedge Q$
4 1		$\mathbf{A} \wedge \mathbf{B}$
4.5		$\mathbf{D} \wedge \mathbf{A}$
4 6		DΛQ
3 0	OR	$A \lor Q$
3 1		$A \lor B$
3 5		$\mathbf{D} \vee \mathbf{A}$
3 6		$\mathbf{D} \lor \mathbf{Q}$
60	EX-OR	A ¥ Q
61		$A \vee B$
6.5		D ¥ A
66		$D \neq Q$
70	EX-NOR	A ¥ Q
7 1		$\overline{A \vee B}$
7 5		$\overline{D} \vee A$
76		$\overline{D} \vee \overline{Q}$
7 2	INVERT	Q
7 3		l B
74		Ā
77		D
62	PASS	Q
63		В
6 4		A
67		D
3 2	PASS	Q
3 3		В
3 4		A
3 7		D
4 2	"ZERO"	0
4 3		0
4 4		0
4 7		0
50	MASK	$\overline{\mathbf{A}} \wedge \mathbf{Q}$
5 1		$\overline{\mathbf{A}} \wedge \overline{\mathbf{B}}$
5 5		$\overline{\mathbf{D}} \wedge \mathbf{A}$
5 6		$\overline{\mathbf{D}} \wedge \mathbf{Q}$

Figure 6. ALU Logic Mode Functions

Subtraction

Recall that in two's complement integer coding -1 is equal to all ones and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e., TWC = ONC + 1. In Figure 7 the symbol -Q represents the two's complement of Q so that the one's complement of Q is then -Q-1.

Octal	$C_n = 0$	(Low)	$C_n = 1$	(High)
I ₅₄₃ , I ₂₁₀	Group	Function	Group	Function
00 01 05 06	ADD	A+Q A+B D+A D+Q	ADD plus one	A+Q+1 A+B+1 D+A+1 D+Q+1
02 03 04 07	PASS	Q B A D	Increment	Q+1 B+1 A+1 D+1
1 2 1 3 1 4 2 7	Decrement	Q-1 B-1 A-1 D-1	PASS	Q B A D
2 2 2 3 2 4 1 7	1's Comp.	-Q-1 -B-1 -A-1 -D-1	2's Comp. (Negate)	-Q -B -A -D
1 0 1 1 1 5 1 6 2 0 2 1 2 5 2 6	Subtract (1's Comp.)	Q-A-1 B-A-1 A-D-1 Q-D-1 A-Q-1 A-B-1 D-A-1 D-Q-1	Subtract (2's Comp.)	Q-A B-A A-D Q-D A-Q A-B D-A D-Q

Figure 7. ALU Arithmetic Mode Functions



Logic Functions for \overline{G} , \overline{P} , C_{n+4} , and OVR

The four signals G, P, C_n+4 , and OVR are designed to indicate carry and overflow conditions when the CY7C901 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Figure 2.

Definitions (+ = OR)

$P_0 = R_0 + S_0$	$G_0 = R_0 S_0$
$\mathbf{P}_1 = \mathbf{R}_1 + \mathbf{S}_1$	$G_1 = R_1S_1$
$P_2 = R_{2+S2}$	$G_2 = R_2 S_2$
$P_3 = R_3 + S_3$	$G_3 = R_3S_3$
$C_4 = G_3 + P_3G_2$	$+ P_3P_2G_1 + P_3P_2G_0 + P_3P_2P_1P_0C_n$
$C_3 = G_2 + P_2G_1$	$+ P_2P_1G_0 + P_2P_1P_0C_n$

I ₅₄₃	Function	P	G	C _N +4	OVR
0	R+S	$\overline{P_3P_2P_1P_0}$	$\overline{G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0}$	C ₄	C ₃ ¥ C ₄
1	S-R	←	Same as R + S equations, but sub	stitute $\overline{\mathbf{R_i}}$ for $\mathbf{R_i}$ in definition	ıs →
2	R-S	←	Same as R + S equations, but sub	estitute $\overline{S_i}$ for S_i in definition	s →
3	R V S	LOW	$\mathbf{P_3P_2P_1P_0}$	$\overline{P_3P_2P_1P_0} + C_n$	$\overline{P_3P_2P_1P_0} + C_n$
4	R ∧ S	LOW	$G_3 + G_2 + G_1 + G_0$	$G_3+G_2+G_1+G_0+C_n$	$G_3+G_2+G_1+G_0+C_n$
5	R∧S	LOW	← Same as R ∧ S equations, but	substitute $\overline{\mathbf{R_i}}$ for $\mathbf{R_i}$ in defini	tions →
6	R ¥ S		\leftarrow Same as $\overline{R} \vee \overline{S}$, t	out substitute $\overline{\mathbf{R_i}}$ for $\mathbf{R_i}$ in de	finitions →
7	R∀S	$G_3 + G_2 + G_1 + G_0$	$G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1P_0$	$\frac{G_3 + P_3G_2 + P_3P_2G_1}{+ P_3P_2P_1P_0 (G_0 + \overline{C}_n)}$	See note

Notes:

 $\begin{array}{l} F_2 + G_2 P_1 + \overline{G_2} \overline{G_1} \overline{P_0} + \overline{G_2} \overline{G_1} \overline{G_0} C_n] \neq [\overline{P_3} + \overline{G_3} \overline{P_2} + \overline{G_3} \overline{G_2} \overline{P_1} + \overline{G_3} \overline{G_2} \overline{G_1} \overline{P_0} + \overline{G_3} \overline{G_2} \overline{G_1} \overline{G_0} C_n] \\ + = OR \end{array}$

Figure 8



Electrical Characteristics Over Commercial and Military Operating Range [3] V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V

Parameters	Description	Test Condition	ns	Min.	Max.	Units
v _{oh}	Output HIGH Voltage	$V_{CC} = Min.$ $I_{OH} = -3.4 \text{ mA}$		2.4		v
v_{OL}	Output LOW Voltage	$V_{CC} = Min.$ $I_{OL} = 20 \text{ mA Commercial}$ $I_{OL} = 16 \text{ mA Military}$			0.4	v
v_{IH}	Input HIGH Voltage			2.0	v_{cc}	v
VIL	Input LOW Voltage		,	-3.0	0.8	V.
I _{IX}	Input Leakage Current	$V_{SS} \le V_{IN} \le V_{CC}$ $V_{CC} = Max.$		-10	10	μА
I _{OH}	Output HIGH Current	$V_{CC} = Min.$ $V_{OH} = 2.4V$.7	-3.4	-	mA
T	Output LOW Current	V _{CC} = Min.	Commercial	20		4
I _{OL}	Output LOW Current	$V_{OL} = 0.4V$	Military	16		mA
I_{OZ}	Output Leakage Current	$V_{CC} = Max.$ $V_{OUT} = V_{SS} \text{ to } V_{CC}$		-40	+40	μA μA
I_{SC}	Output Short Circuit Current ^[1]	$V_{CC} = Max.$ $V_{OUT} = 0V$			-85	mA
			Commercial -31		70	
I_{CC}	Supply Current	$V_{CC} = Max.$	Commercial -23		80	mA
			Military -27, -32		90	
7	S	$V_{IH} \ge V_{CC} - 1.2V$, 10 MHz	Commercial		26.5	
I _{CC1}	Supply Current	$V_{IL} \leq 0.4V$	Military		31	mA


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	pi

Notes:

- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- Tested initially and after any design or process changes that may affect these parameters.
- 3. See the last page of this specification for Group A subgroup testing information.

Output Loads used for AC Performance Characteristics



All outputs except open drain

Open drain (F = 0)

Notes:

- 1. $C_L = 50$ pF includes scope probe, wiring and stray capacitance.
- 2. $C_L = 5 \text{ pF}$ for output disable tests.
- 3. Loads shown above are for commercial (20 mA) IOL spec only.

-27

27 ns

37 MHz

15 ns

12 ns

27 ns

23 ns

43 MHz

13 ns

10 ns

23 ns

Cycle Time and Clock Characteristics^[5]

Read-Modify-Write Cycle (from

selection of A, B registers to

(50% duty cycle, I = 432 or 632)

Minimum Clock LOW Time

Minimum Clock HIGH Time

Minimum Clock Period

Maximum Clock Frequency to shift O

CY7C901

end of cycle).



CY7C901-23 Commercial and CY7C901-27 Military AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial (0°C to 70°C) and Military (-55°C to $+125^{\circ}\text{C}$) operating temperature range with V_{CC} varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.

This data applies to parts with the following numbers:

CY7C901-23PC CY7C901-23JC CY7C901-23DC CY7C901-27DMB

CY7C901-23LC CY7C901-27LMB

Combinational Propagation Delays, $C_T = 50 \text{ pF}^{[5]}$

To Output		7	F	73	Cn	+4	G.	, P	F:	= 0	O'	VR		M ₀ M ₃	9	<u> </u>
From Input											l		KA	1413		23
CY7C901	23	27	23	27	23	27	23	27	23	27	23	27	23	27	23	27
A, B Address	30	33	30	33	30	33	28	33	30	33	30	33	30	33	_	_
Data	21	24	20	23	20	23	20	21	24	25	21	24	22	25	_	_
Cn	17	18	16	17	14	14	_	_	18	19	16	17	18	19	_	
I ₀₁₂	26	28	25	27	24	26	24	28	25	29	24	27	25	27	_	_
I ₃₄₅	26	27	24	27	24	26	24	26	26	27	24	26	26	27	_	\Box
I ₆₇₈	16	18	_	l —	_	T —	_			_		_	21	21	21	21
A Bypass ALU $(I = 2XX)$	24	26	_	_	_	_	_	_					_	_	_	_
Clock _	24	27	23	26	23	26	23	25	24	27	24	26	24	27	19	20

Set-up and Hold Times Relative to Clock (CP) Input^[5]

	CP: —	-						
Input	Set-ur Before I	Time I → L	Hold Time After H → L		Set-up Time Before L → H		Hold Tim After L →	
CY7C901	23	27	23	27	23	27	23	27
A, B Source Address	10	12	0 (Note 3)		21, 10 + t _{PWL} (Note 4)		0	
B Destination Address	10	12	←	Do Not	Change	\rightarrow	()
Data		_		_	16		()
C _n				_	13)
I ₀₁₂	_	_		_	19		()
I ₃₄₅		_		_	19		()
I ₆₇₈	7	9	←	Do Not	Change	→	()
RAM _{0, 3,} Q _{0, 3}		_		_	9		()

Output Enable/Disable Times^[5]

Output disable tests performed with C_L = 5 pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C901-23	ŌĒ	Y	14	16
CY7C901-27	ŌĒ	Y	16	18

Notes:

- A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the clock H → L transition occurs.
- See the last page of this specification for Group A subgroup testing information.



CY7C901-31 Commercial and CY7C901-32 Military AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial (0°C to 70°C) and Military (-55° C to $+125^{\circ}$ C) operating temperature range with V_{CC} varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.

This data applies to parts with the following numbers:

Cycle Time and Clock Characteristics^[5]

CY7C901-	-31	-32
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	31 ns	32 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	32 MHz	31 MHz
Minimum Clock LOW Time	16 ns	17 ns
Minimum Clock HIGH Time	15 ns	15 ns
Minimum Clock Period	31 ns	32 ns


For faster performance see CY7C901-23 specification on page 9.

CY7C901-31PC CY7C901-31DC CY7C901-31LC CY7C901-31JC CY7C901-32DMB CY7C901-32LMB

Combinational	Propagation	Delays. CL	$= 50 pF^{[5]}$
---------------	-------------	------------	------------------

To Output		Y	F	3	Cn	+4	G	P	F	= 0	O	VR		.M ₀ .M ₃		20 23
From Input	-31	-32	-31	-32	-31	-32	-31	-32	-31	-32	-31	-32	-31	-32	-31	-32
A, B Address	40	48	40	48	40	48	37	44	40	48	40	48	40	48		_
D	30	_ 37	30	37	30	37	30	34	38	40	30	37	30	37	_	_
Cn	22	25	22	25	20	21	_		25	28	22	25	25	28		_
I ₀₁₂	35	40	35	40	35	40	37	44	37	44	35	40	35	40		_
I ₃₄₅	35	40	35	40	35	40	35	40	38	40	35	40	35	40	_	
I ₆₇₈	25	29		_	_	_			_	Γ —		_	26	29	26	29
A Bypass ALU (I = 2XX)	35	40	_	_	_		_	_	_	_	_	_	_	_	_	_
Clock _	35	40	35	40	35	40	35	40	35	40	35	40	35	40	28	33

Set-up and Hold Times Relative to Clock (CP) Input^[5]



Output Enable/Disable Times [5]

Output disable tests performed with $C_L = 5$ pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C901-31	ŌĒ	Y	23	23
CY7C901-32	ŌĒ	Y	25	25


Notes:

- A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock $L \to H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock $L \to H$ transition, regardless of when the clock $H \to L$ transition occurs.
- See the last page of this specification for Group A subgroup testing information.



Minimum Cycle Time Calculations for 16-Bit Systems

Speed used in calculations for parts other than CY7C901 are representative for MSI parts.




Pipelined System, Add without Simultaneous Shift

0030-11

	Data Loop			Control Loop	
CY7C245	Clock to Output	12	CY7C245	Clock to Output	12
CY7C901	A, B to G, P	28	MUX	Select to Output	12
Carry Logic	$\overline{G_0}$, $\overline{P_0}$ to C_{n+Z}	9	CY7C910	CC to Output	22
CY7C901	Cn to Worst Case	18	CY7C245	Access Time	20
Register	Setup	4			66 ns
•	•	71			00 113

Minimum Clock Period = 71 ns




Pipelined System, Simultaneous Add and Shift Down (RIGHT)


	Data Loop			Control Loop	
CY7C245	Clock to Output	12	CY7C245	Clock to Output	12
CY7C901	A, B to \overline{G} , \overline{P}	28	MUX	Select to Output	12
Carry Logic	$\overline{G_0}$, $\overline{P_0}$ to C_{n+Z}	9	CY7C910	CC to Output	22
CY7C901	Cn to Worst Case	18	CY7C245	Access Time	20
XOR and MUX	Prop. Delay, Select	20			66 ns
	to Output				00 115
CY7C901	RAM ₃ Setup	9			


96 ns Minimum Clock Period = 96 ns





Typical DC and AC Characteristics





















0030-10



Ordering Information

Read Modify- Write Cycle (ns)	Ordering Code	Package Type	Operating Range
23	CY7C901-23PC CY7C901-23DC CY7C901-23JC CY7C901-23LC	P17 D18 J67 L67	Commercial Commercial Commercial
27	CY7C901-27DMB CY7C901-27LMB	D18 L67	Military Military
31	CY7C901-31PC CY7C901-31DC CY7C901-31JC CY7C901-31LC	P17 D18 J67 L67	Commercial Commercial Commercial
32	CY7C901-32DMB CY7C901-32LMB	D18 L67	Military Military

Pin Configuration



0030-9



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I _{IX}	1,2,3
I _{OZ}	1,2,3
I _{SC}	1,2,3
I _{CC}	1,2,3
I _{CC1}	1,2,3

Cycle Time and Clock Characteristics

Parameters	Subgroups
Minimum Clock LOW Time	7,8,9,10,11
Minimum Clock HIGH Time	7,8,9,10,11

Combinational Propagation Delays

Parameters	Subgroups
From A, B Address to Y	7,8,9,10,11
From A, B Address to F ₃	7,8,9,10,11
From A, B Address to C _{n+4}	7,8,9,10,11
From A, B Address to G, P	7,8,9,10,11
From A, B Address to F=0	7,8,9,10,11
From A, B Address to OVR	7,8,9,10,11
From A, B Address to RAM _{0, 3}	7,8,9,10,11
From D to Y	7,8,9,10,11
From D to F ₃	7,8,9,10,11
From D to C _{n+4}	7,8,9,10,11
From D to \overline{G} , \overline{P}	7,8,9,10,11
From D to F = 0	7,8,9,10,11
From D to OVR	7,8,9,10,11
From D to RAM _{0, 3}	7,8,9,10,11
From C _n to Y	7,8,9,10,11
From C _n to F ₃	7,8,9,10,11

Combinational Propagation Delays (Continued)

Parameters	Subgroups
From C _n to C _{n+4}	7,8,9,10,11
From C_n to $F = 0$	7,8,9,10,11
From C _n to OVR	7,8,9,10,11
From C _n to RAM _{0, 3}	7,8,9,10,11
From I ₀₁₂ to Y	7,8,9,10,11
From I ₀₁₂ to F ₃	7,8,9,10,11
From I ₀₁₂ to C _{n+4}	7,8,9,10,11
From I ₀₁₂ to \overline{G} , \overline{P}	7,8,9,10,11
From I ₀₁₂ to F=0	7,8,9,10,11
From I ₀₁₂ to OVR	7,8,9,10,11
From I ₀₁₂ to RAM _{0, 3}	7,8,9,10,11
From I ₃₄₅ to Y	7,8,9,10,11
From I ₃₄₅ to F ₃	7,8,9,10,11
From I ₃₄₅ to C _{n+4}	7,8,9,10,11
From I ₃₄₅ to \overline{G} , \overline{P}	7,8,9,10,11
From I ₃₄₅ to F=0	7,8,9,10,11
From I ₃₄₅ to OVR	7,8,9,10,11
From I ₃₄₅ to RAM _{0, 3}	7,8,9,10,11
From I ₆₇₈ to Y	7,8,9,10,11
From I ₆₇₈ to RAM _{0, 3}	7,8,9,10,11
From I ₆₇₈ to Q _{0, 3}	7,8,9,10,11
From A Bypass ALU to Y (I = 2XX)	7,8,9,10,11
From Clock _ to Y	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock of to Cn+4	7,8,9,10,11
From Clock _ to \(\overline{G} \), \(\overline{P} \)	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock _ to OVR	7,8,9,10,11
From Clock _ to RAM _{0, 3}	7,8,9,10,11
From Clock T to Q0, 3	7,8,9,10,11



Set-up and Hold Times Relative to Clock (CP) Input

Parameters	Subgroups
A, B Source Address Set-up Time Before $H \rightarrow L$	7,8,9,10,11
A, B Source Address Hold Time After $H \rightarrow L$	7,8,9,10,11
A, B Source Address Set-up Time Before $L \rightarrow H$	7,8,9,10,11
A, B Source Address Hold Time After $L \rightarrow H$	7,8,9,10,11
B Destination Address Set-up Time Before H → L	7,8,9,10,11
B Destination Address Hold Time After H → L	7,8,9,10,11
B Destination Address Set-up Time Before L → H	7,8,9,10,11
B Destination Address Hold Time After L → H	7,8,9,10,11
D Set-up Time Before L → H	7,8,9,10,11

Parameters	Subgroups
D Hold Time After L → H	7,8,9,10,11
C_n Set-up Time Before $L \rightarrow H$	7,8,9,10,11
C_n Hold Time After $L \rightarrow H$	7,8,9,10,11
I ₀₁₂ Set-up Time Before L → H	7,8,9,10,11
I ₀₁₂ Hold Time After L → H	7,8,9,10,11
I ₃₄₅ Set-up Time Before L → H	7,8,9,10,11
I ₃₄₅ Hold Time After L → H	7,8,9,10,11
I_{678} Set-up Time Before H \rightarrow L	7,8,9,10,11
I ₆₇₈ Hold Time After H → L	7,8,9,10,11
I_{678} Set-up Time Before $L \rightarrow H$	7,8,9,10,11
I ₆₇₈ Hold Time After L → H	7,8,9,10,11
RAM ₀ , RAM ₃ , Q ₀ , Q ₃ Set-up Time Before L → H	7,8,9,10,11
RAM ₀ , RAM ₃ , Q ₀ , Q ₃ Hold Time After $L \rightarrow H$	7,8,9,10,11

Document #: 38-00021-B



CMOS Micro Program Sequencers

Features

- Fast
 - CY7C909/11 has a 30 ns (min.) clock to output cycle time; commercial and military
- Low Power
 - I_{CC} (max.) = 55 mA; commercial and military
- V_{CC} margin
 - $-5 V \pm 10\%$
 - All parameters guaranteed over commercial and military operating temperature range
- Expandable Infinitely expandable in 4-bit increments

- Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functional equivalent to 2909A/2911A


Description

The CY7C909 and CY7C911 are highspeed, four-bit wide address sequencers intended for controlling the sequence of execution of microinstructions contained in microprogram memory. They may be connected in parallel to expand the address width in 4 bit increments. Both devices are implemented in high performance CMOS for optimum speed and power.

The CY7C909 can select an address from any of four sources. They are:

1) a set of four external direct inputs (D_i); 2) external data stored in an internal register (R_i); 3) a four word deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs (Y_i) can be OR'ed with an external input for conditional skip or branch instructions. A ZERO input line forces the outputs to all zeros. The outputs are three state, controlled by the Output Enable (OE) input.

The CY7C911 is an identical circuit to the CY7C909, except the four OR inputs are removed and the D and R inputs are tied together. The CY7C911 is available in a 20-pin, 300-mil package.





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

 Static Discharge Voltage
 > 2001V

 (per MIL-STD-883 Method 3015)
 Latch-Up Current
 > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Military[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over Operating Range^[4]

Output Current, into Outputs (Low)30 mA

Parameters	Description	Test Conditi	ons	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.6$	mA (Comm.)	2.4		V
On	Output IIIOII voltage	$V_{\rm CC} = Min., I_{\rm OH} = -1.0$	mA (Mil.)	2.4		· V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16.0 n$	ıA		0.4	V
V _{IH}	Input High Voltage			2.0	v_{cc}	·V
V _{IL}	Input Low Voltage			-2.0	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+ 10	μА
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled			+20	μΑ
Ios	Output Short ^[1] Circuit Current	V _{CC} = Max.	$V_{OUT} = GND$	-30	-85	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$	Commercial		55	mA
100	Supply Current	$I_{OUT} = 0 \text{ mA}$	Military		55	
Ica	V _{CC} Operating	$V_{CC} = Max.$	Commercial		35	mA
I_{CC_1}	Supply Current	$V_{IH} \geq 3.0V, V_{IL} \leq 0.4V$	Military		35	"


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	P-

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- 3. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.

AC Test Loads and Waveforms



3.0V 90% 90% 90% ≤ 5 ns 10% ≤ 5 ns 0042-7

Figure 1a

Figure 1b

	Commercial	Military
R ₁	254Ω	258Ω
R ₂	187Ω	216Ω




Switching Characteristics Over Operating Range [4, 5]

	7C9	7C909-30 7C911-30		7C909-30 7C911-30		7C909-40 7C911-40		09-40 11-40	Units
		nercial		itary	Commercial		Military		
Minimum Clock Low Time		15		15	- 2	20	20		ns
Minimum Clock High Time		15		15	1	20		20	ns
MAXIMUM COMBINATION	NAL PROP	PAGATION	DELAYS	1					
From Input To:	Y	C _{N + 4}	Y	C _{N + 4}	Y	C _N + 4	Y	C _{N + 4}	ns
$\mathbf{D_i}$	17	18	18	19	17	22	20	25	ns
S ₀ , S ₁	18	18	20	20	29	34	29	34	ns
OR _i (7C909)	16	16	17	17	17	22	20	25	ns
C _N	_	13	_	15		14	_	16	ns
ZERO	18	18	20	20	29	34	30	35	ns
OE Low to Output	16		18	_	25	_	25	_	ns
OE HIGH to HIGH Z ^[5]	16	_	18		25	_	25	_	ns
Clock HIGH, S_1 , $S_0 = LH$	20	20	22	22	39	44	45	50	ns
Clock HIGH, S_1 , $S_0 = LL$	20	20	22	22	39	44	45	50	ns
Clock HIGH, S_1 , $S_0 = HL$	20	20	22	22	44	49	53	58	ns
MINIMUM SET-UP AND HO	OLD TIME	ES (All Tim	es Relativ	e to Clock	LOW to H	IIGH Tran	sition)		
From Input	Set-up	Hold	Set-up	Hold	Set-up	Hold	Set-up	Hold	
RE	11	0	12	0	19	0	19	0	ns
R _i ^[6]	10	0	11	0	10	0	12	0	ns
Push/Pop	12	0	13	0	25	0	27	0	ns
FE	12	0	13	0	25	0	27	0	ns
C _N	10	0	11	0	18	0	18	0	ns
D_{i}	14	0	16	0	25	0	25	0	ns
OR _i (7C909)	12	0	14	0	25	0	25	0	ns
S ₀ , S ₁	14	0	16	0	25	. 0	29	0	ns
ZERO	12	0	13	0	25	0	29	0	ns

Notes:

Switching Waveforms



0042-8

^{5.} Output Loading as in Figure 1b.

^{6.} R_i and D_i are internally connected on the CY7C911. Use R_i set-up and hold times when D_i inputs are used to load register.

System clock cycle time (Clock Low Time and Clock High Time) cannot be less than maximum propagation delay.



Functional Description

The tables below define the control logic of the 7C909/911. Table 1 contains the Multiplexer Control Logic which selects the address source to appear on the outputs.

Table 1. Address Source Selection

	OCTAL	S ₁	S_0	SOURCE FOR Y OUTPUTS
Γ	0	L	L	Microprogram Counter (µPC)
ı	. 1	L	H	Address/Holding Register (AR)
ļ	2	H	L	Push-Pop stack (STK)
	3	H	Н	Direct inputs (Di)

Control of the Push/Pop Stack is contained in Table 2. FILE ENABLE (FE) enables stack operations, while Push/Pop (PUP) controls the stack.

Table 2. Synchronous Stack Control

FE	PUP	PUSH-POP STACK CHANGE
H	X	No change
L	H	Push current PC into stack
L	L	increment stack pointer pop stack, decrement stack pointer

Table 3 illustrates the Output Control Logic of the 7C909/911. The ZERO control forces the outputs to zero. The OR inputs are OR'ed with the output of the multiplexer.

Table 3. Output Control

ORi	ZERO	ŌĒ	Yi
X	X	Н	High Z
X	L	L	Ľ
Н	H	L	H
L	н	L	Source selected by S ₀ S ₁

Table 4 defines the effect of S_0 , S_1 , FE and PUP control signals on the 7C909. It illustrates the Address Source on the outputs and the contents of the Internal Registers for every combination of these signals. The Internal Register contents are illustrated before and after the Clock LOW to HIGH edge.

Table 4

CYCLE	$S_1, S_0, \overline{FE}, PUP$	μ РС	REG	STK0	STK1	STK2	STK3	Yout	COMMENT	PRINCIPLE USE
N N + 1	0000	J J + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	J —	Pop Stack	End Loop
N N + 1	0001 —	J J + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	J	Push μPC	Set-up Loop
N N + 1	001 X —	J J + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	J	Continue	Continue
N N + 1	0100 —	Ј К + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	<u>к</u> —	Use AR for Address; Pop Stack	End Loop
N N + 1	0101	Ј К + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	K —	Jump to Address in AR; Push µPC	JSR AR
N N + 1	011X —	Ј К + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	K —	Jump to Address in AR	JMP AR
N N + 1	1000	J Ra + 1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	Ra —	Jump to Address in STK0; Pop Stack	RTS
N N + 1	1001	J Ra + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	Ra	Jump to Address in STK0; Push μPC	
N N + 1	101X —	J Ra + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	Ra —	Jump to Address in STK0	Stack Ref (Loop)
N N + 1	1100	ј D+1	K K	Ra Rb	Rb Rc	Rc Rd	Rd Ra	D —	Jump to Address on D; Pop Stack	End Loop
N N + 1	1101 —	J D + 1	K K	Ra J	Rb Ra	Rc Rb	Rd Rc	D —	Jump to Address on D; Push μPC	JSR D
N N + 1	111X —	Ј D + 1	K K	Ra Ra	Rb Rb	Rc Rc	Rd Rd	D —	Jump to Address on D	JMP D

J = Contents of Microprogram Counter

K = Contents of Address Register

Ra, Rb, Rc, Rd = Contents in Stack



Functional Description (Continued)

Two examples of Subroutine Execution appear below. Figure 3 illustrates a single subroutine while Figure 4 illustrates two nested subroutines.

The instruction being executed at any given time is the one contained in the microword register (μ WR). The contents of the μ WR also controls the four signals S₀, S₁, FE, and PUP. The starting address of the subroutine is applied to the D inputs of the 7C909 at the appropriate time.

In the columns on the left is the sequence of microinstructions to be executed. At address J+2, the sequence control portion of the microinstruction contains the command

"Jump to sub-routine at A". At the time T_2 , this instruction is in the μ WR, and the 7C909 inputs are set-up to execute the jump and save the return address. The subroutine address A is applied to the D inputs from the μ WR and appears on the Y outputs. The first instruction of the subroutine, I(A), is accessed and is at the inputs of the μ WR. On the next clock transition, I(A) is loaded into the μ WR for execution, and the return address J+3 is pushed onto the stack. The return instruction is executed at T_5 . Figure 4 is a similar timing chart showing one subroutine linking to a second, the latter consisting of only one microinstruction.

CONTROL MEMORY

	program
Address	Sequencer Instruction
J-1 J J+1 J+2 J+3 J+4	JSR A
A A A + 1 A + 2	I(A) RTS .
	J-1 J J+1 J+2 J+3 J+4 - - - - - A A+1

Execute C	ycle	T ₀	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T7	T ₈	T ₉
C Signals	lock										
Inputs (from µWR)	S ₁ , S ₀ FE PUP D	0 H X X	0 H X X	3 L H A	0 H X X	0 H X X	L L X	0 H X X	0 H X X		
Internal Registers	μPC STK0 STK1 STK2 STK3	J+1 - - -	J+2 - -	J+3 - - -	A+1 J+3 -	A+2 J+3 -	A+3 J+3 -	J+4 - -	J+5		
Output	Y	J+1	J+2	A	A+1	A+2	J+3	J+4	J+5		
ROM Output	(Y)	I(J + 1)	JSR A	I(A)	I(A + 1)	RTS	I(J + 3)	I(J+4)	I(J + 5)		
Contents of µWR (Instruction being executed)	μWR	I(J)	I(J+1)	JSR A	I(A)	I(A + 1)	RTS	I(J+3)	I(J+4)		

Figure 3. Subroutine Execution.

0042-9

 $C_n = HIGH$

CONTROL MEMORY

Execute	Microprogram					
Cycle	Address	Sequencer Instruction				
T ₀ T ₁ T ₂ T ₉	J-1 J J+1 J+2 J+3	JSR A				
T ₃ T ₄ T ₅ T ₇ T ₈	A A+1 A+2 A+3 A+4	JSR B				
Т6	В	RTS				

Execute C	ycle	T ₀	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈	T ₉
C Signals	lock										
Inputs (from µWR)	S ₁ , S ₀ FE PUP D	0 H X X	0 H X X	3 L H A	0 H X X	0 H X X	3 L H B	L L X	0 H X X	L L X	0 H X X
Internal Registers	μPC STK0 STK1 STK2 STK3	J+1 - - -	J+2 - -	J+3 - -	A+1 J+3	A+2 J+3	A+3 J+3 -	B+1 A+3 J+3	A+4 J+3 -	A+5 J+3 -	J+4 - -
Output	Y	J+1	J+2	A	A+1	A+2	В	A+3	A+4	J+3	J+4
ROM Output	(Y)	I(J + 1)	JSR A	I(A)	I(A + 1)	JSR B	RTS	I(A + 3)	RTS	I(J + 3)	I(J + 4)
Contents of µWR (Instruction being executed)	μWR	I(J)	I(J+1)	JSR A	I(A)	I(A+1)	JSR B	RTS	I(A + 3)	RTS	I(J + 3)


0042-10

Figure 4. Two Nested Subroutines. Routine B is Only One Instruction.

 $C_n = HIGH$

0042-11





Note:

 $R_{\rm i}$ and $D_{\rm i}$ connected together and $OR_{\rm i}$ Inputs removed on CY7C911

Figure 5. Microprogram Sequencer Block Diagram



Functional Description (Continued)

Architecture

The CY7C909 and CY7C911 are CMOS microprogram sequencers for use in high speed processor applications. They are cascadable in 4-bit increments. Two devices can address 256 words of microprogram, three can address up to 4K words, and so on. The architecture of the CY7C909/911 is illustrated in the logic diagram in *Figure* 5. The various blocks are described below.

Multiplexer

The Multiplexer is controlled by the S_0 and S_1 inputs to select the address source. It selects either the Direct Inputs (D_i), the Address Register (AR), the Microprogram Counter (μ PC), or the stack (SP) as the source of the next microinstruction address.

Direct Inputs

The Direct Inputs (D_i) allow addresses from an external source to be output on the Y outputs. On the CY7C911, the direct inputs are also the inputs to the Address Register.

Address Register

The Address Register (AR) consists of four D-type, edgetriggered flip-flops which are controlled by the Register Enable (RE) input. When Register Enable is LOW, new data is entered into the register on the LOW to HIGH clock transition.

Microprogram Counter

The Microprogram Counter (μPC) is composed of a 4-bit incrementer followed by a 4-bit register. The incrementer has a Carry-in (C_N) input and a Carry-out (C_{N+4}) output to facilitate cascading. The Carry-in input controls the microprogram counter. When Carry-in is HIGH the incrementer counts sequentially. The counter register is loaded with the current Y output plus one ($Y + 1 - \mu PC$) on the next clock cycle. When Carry-in is LOW the incrementer does not count. The microprogram counter register is

loaded with the same Y output (Y $-> \mu PC$) on the next clock cycle.

Stack

The Stack consists of a 4 x 4 memory array and a built-in Stack Pointer (SP) which always points to the last word written. The Stack is used to store return addresses when executing microsubroutines.

The Stack Pointer is an up/down counter controlled by File Enable (FE) and Push/Pop (PUP) inputs. The File Enable input allows stack operations only when it is LOW. The Push/Pop input controls the stack pointer position.

The PUSH operation is initiated at the beginning of a microsubroutine. Push/Pop is set HIGH while File Enable is kept LOW. The stack pointer is incremented and the memory array is written with the microinstruction address following the subroutine jump that initiated the push.

The POP operation is initiated at the end of a microsub-routine to obtain the return address. Both Push/Pop and File Enable are set LOW. The return address is already available to the multiplexer. The stack pointer is decremented on the next LOW to HIGH clock transition, effectively removing old information from the top of the stack. The stack is configured so that data will roll-over if more than four POPs are performed, thus preventing data from being lost.

The contents of the memory position pointed to by the Stack Pointer is always available to the multiplexer. Stack reference operations can thus be performed without a push or a pop. Since the stack is four words deep, up to four microsubroutines can be nested.

The ZERO input resets the four Y outputs to a binary zero state. The OR inputs (7C909 only) are connected to the Y outputs such that any output can be set to a logical one.

The Output Enable (OE) input controls the Y outputs. A HIGH on Output Enable sets the outputs into a high impedance state.

Definition of Terms

Name	Description				
INPUTS					
S ₁ , S ₀	Multiplexer Control Lines, for Access Source Selection				
FE	File Enable, Enables Stack Operation, Active LOW				
PUP	Push/Pop, Selects Stack Operation				
RE	Register Enable, Enables Address Register Active LOW				
ZERO	Forces Output to Logical Zero				
ŌĒ	Output Enable, Controls Three-State Outputs Active LOW				
ORi	Logic OR Input to each Address Output Line (7C909 only)				
C _n	Carry-In, Controls Microprogram Counter				
R _i	Inputs to the Internal Address Register				
D _i	Direct Inputs to the Multiplexer				
CP	Clock Input				





Definition of Terms (Continued)


Name	Description				
OUTPUTS					
Yi	Address Outputs				
C _{N + 4}	Carry-Out from Incrementer				
INTERNAL SIGNALS					
μPC	Contents of the Microprogram Counter				
AR	Contents of the Address Register				
STK0- STK3	Contents of the Push/Pop Stack				
SP	Contents of the Stack Pointer				
EXTERNAL SIGNALS					
A	Address to the Counter Memory				
I(A)	Instruction in Control Memory at Address A				
μWR	Contents of the Microword Register at the Output of the Control Memory				
T _N	Time Period (Cycle) n				





Typical DC and AC Characteristics




















0042-12



Ordering Information

Clock Cycle (ns)	Ordering Code	Package Type	Operating Range
30	CY7C909-30PC	P15	Commercial
40	CY7C909-40PC	P15	Commercial
30	CY7C909-30JC	J64	Commercial
40	CY7C909-40JC	J64	Commercial
30	CY7C909-30DC	D16	Commercial
40	CY7C909-40DC	D16	Commercial
40	CY7C909-40LC	L64	Commercial
30	CY7C909-30DMB	D16	Military
40	CY7C909-40DMB	D16	Military
40	CY7C909-40LMB	L64	Military

Clock Cycle (ns)	Ordering Code	Package Type	Operating Range
30	CY7C911-30PC	P5	Commercial
40	CY7C911-40PC	P5	Commercial
30	CY7C911-30JC	J61	Commercial
40	CY7C911-40JC	J61	Commercial
30	CY7C911-30DC	D6	Commercial
40	CY7C911-40DC	D6	Commercial
40	CY7C911-40LC	L61	Commercial
30	CY7C911-30DMB	D6	Military
40	CY7C911-40DMB	D6	Military
40	CY7C911-40LMB	L61	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
v_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I_{OZ}	1,2,3
I _{OS}	1,2,3
I_{CC}	1,2,3
I_{CC1}	1,2,3

Switching Characteristics

Parameters	Subgroups
Minimum Clock Low Time	7,8,9,10,11
Minimum Clock High Time	7,8,9,10,11
MAXIMUM COMBINATI PROPAGATION DELAYS	
D _i to Y	7,8,9,10,11
D _i to C _{N+4}	7,8,9,10,11
S ₀ , S ₁ to Y	7,8,9,10,11
S ₀ , S ₁ to C _{N+4}	7,8,9,10,11
OR _i (7C909) to Y	7,8,9,10,11
OR_i (7C909) to C_{N+4}	7,8,9,10,11
C _N to C _{N+4}	7,8,9,10,11
ZERO to C _{N+4}	7,8,9,10,11
Clock High, S_0 , $S_1 = LH$ to Y	7,8,9,10,11
Clock High, S_0 , $S_1 = LH$ to C_{N+4}	7,8,9,10,11
Clock High, S ₀ , S ₁ = LL to Y	7,8,9,10,11
Clock High, S_0 , $S_1 = LL$ to C_{N+4}	7,8,9,10,11
Clock High, S ₀ , S ₁ = HL to Y	7,8,9,10,11
Clock High, S_0 , $S_1 = HL$ to C_{N+4}	7,8,9,10,11

Document #: 38-00015-B

Parameters	Subgroups
MINIMUM SET-UP AND HOLD TIMES	D
RE Set-up Time	7,8,9,10,11
RE Hold Time	7,8,9,10,11
Push/Pop Set-up Time	7,8,9,10,11
Push/Pop Hold Time	7,8,9,10,11
FE Set-up Time	7,8,9,10,11
FE Hold Time	7,8,9,10,11
C _N Set-up Time	7,8,9,10,11
C _N Hold Time	7,8,9,10,11
Di Set-up Time	7,8,9,10,11
D _i Hold Time	7,8,9,10,11
OR _i (7C909) Set-up Time	7,8,9,10,11
OR _i (7C909) Hold Time	7,8,9,10,11
S ₀ , S ₁ Set-up Time	7,8,9,10,11
S ₀ , S ₁ Hold Time	7,8,9,10,11
ZERO Set-up Time	7,8,9,10,11
ZERO Hold Time	7,8,9,10,11



CMOS Microprogram Controller

Features

- Fast
 - CY7C910-40 has a 40 ns (min.) clock cycle; commercial
 - CY7C910-46 has a 46 ns (min.) clock cycle; military
- Low power
 I_{CC} (max.) = 70 mA
- V_{CC} margin 5V ± 10% commercial and military
- Sixteen powerful microinstructions
- Three output enable controls for three-way branch
- Twelve-bit address word
- Four sources for addresses: microprogram counter (MPC), stack, branch address bus, internal holding register
- 12-bit internal loop counter
- Internal 17-word by 12-bit stack
 The internal stack can be used

for subroutine return address or data storage

- ESD protection Capable of withstanding over 2000V static discharge voltage
- Pin compatible and functional equivalent to AM2910A

Functional Description

The CY7C910 is a stand-alone microprogram controller that selects, stores, retrieves, manipulates and tests addresses that control the sequence of execution of instructions stored in an external memory. All addresses are 12-bit binary values that designate an absolute memory location.


The CY7C910, as illustrated in the block diagram, consists of a 17-word by 12-bit LIFO (Last-In-First-Out) stack and SP (Stack Pointer), a 12-bit MPC (Microprogram Counter) and incrementer, a 12-bit wide by 4-input multi-

plexer and the required data manipulation and control logic.

The operation performed is determined by four input instruction lines (10–13) that in turn select the (internal) source of the next micro-instruction to be fetched. This address is output on the Y0–Y11 pins. Two additional inputs (CC and CCEN) are provided that are examined during certain instructions and enable the user to make the execution of the instruction either unconditional or dependent upon an external test.

The CY7C910 is a pin compatible, functional equivalent, improved performance replacement for the AM2910A.

The CY7C910 is fabricated using an advanced 1.2 micron CMOS process that eliminates latchup, results in ESD protection of over 2000 volts and achieves superior performance and low power dissipation.



Selection Guide

Clock Cycle (Min.) in ns	Stack Depth	Operating Range	Part Number
40	17 words	Commercial	CY7C910-40
46	17 words	Military	CY7C910-46
50	17 words	Commercial	CY7C910-50
51	17 words	Military	CY7C910-51
93	17 words	Commercial	CY7C910-93
99	17 words	Military	CY7C910-99



Pin Definitions

Signal Name	I/O	Description
D0-D11	I	Direct inputs to the RC (Register/Counter) and multiplexer. D0 is LSB and D11 is MSB.
RLD	I	Register load. Control input to RC that, when LOW, loads data on the D0-D11 pins into RC on the LOW to HIGH clock (CP) transition.
10–13	I	Instruction inputs that select one of sixteen instructions to be performed by the CY7C910.
CC	I	Control input that, when LOW, signifies that a test has passed.
CCEN	I	Enable for \overline{CC} input. When HIGH \overline{CC} is ignored and a pass is forced. When LOW the state of \overline{CC} is examined.
CP	I	Clock input. All internal states are changed on the LOW to HIGH clock transitions.

Cianal		
Signal Name	I/O	Description
CI	I	Carry input to the LSB of the incrementer for the MPC.
ŌĒ	I	Control for Y0-Y11 outputs. LOW to enable; High to disable.
Y0-Y11	.0	Address output to microprogram memory. Y0 is LSB and Y11 is MSB.
FULL	0	When LOW indicates the stack is full.
PL	0	When LOW selects the pipeline register as the direct input (D0-D11) source.
MAP	0	When LOW selects the Mapping PROM (or PLA) as the direct input source.
VECT	0	When LOW selects the Interrupt Vector as the direct input source.



Architecture of the CY7C910

Introduction

The CY7C910 is a high performance CMOS microprogram controller that produces a sequence of 12-bit addresses that control the execution of a microprogram. The addresses are selected from one of four sources, depending upon the (internal) instruction being executed (I0–I3), and other external inputs. The sources are (1) the (external) D0–D11 inputs, (2) the RC, (3) the stack and (4) the MPC. Twelve bit lines from each of these four sources are the inputs to a multiplexer, as shown in Figure 1, whose outputs are applied to the inputs of the Y0–Y11 three-state output drivers.

External Inputs: D0-D11

The external inputs are used as the source for destination addresses for the jump or branch type of instructions. These are shown as Ds in the two columns in the Table of Instructions. A second use of these inputs is to load the RC.

Register Counter: RC

The RC is implemented as 12 D-type, edge-triggered flipflops that are synchronously clocked on the LOW to HIGH transition of the clock, CP. The data on the D inputs is synchronously loaded into the RC when the load control input, RLD, is LOW. The output of the RC is available to the multiplexer as its R input and is output on the Y outputs during certain instructions, as shown by R in the Table of Instructions.

The RC is operated as a 12-bit down counter and its contents decremented and tested if zero during instructions 8, 9 and 15. This enables micro-instructions to be repeated up to 4096 times. The RC is arranged such that if it is loaded with a number, N, the sequence will be executed exactly N+1 times.

The Stack and Stack Pointer: SP

The 17-word by 12-bit stack is used to provide return addresses from micro-subroutines or from loops. Intergal to it is a SP, which points to (addresses) the last word written.

This permits reference to the data on the top of the stack without having to perform a POP operation.

The SP operates as an up/down counter that is incremented when a PUSH operation (instructions 1, 4 or 5) is performed or decremented when a POP operation (instructions 8, 10, 11, 13 or 15) is performed. The PUSH operation writes the return address on the stack and the POP operation effectively removes it. The actual operation occurs on the LOW to HIGH clock transition following the instruction.

The stack is initialized by executing instruction zero (JUMP TO LOCATION 0 or RESET). Every time a "jump to subroutine" instruction (1, 5) or a loop instruction (4) is executed, the return address is PUSHed onto the stack; and every time a "return from subroutine (or loop)" instruction is executed, the return address is POPed off the stack.

When one subroutine calls another or a loop occurs within a loop (or a combination), which is called nesting, the Logical depth of the stack increases. The physical stack depth is 17 words. When this depth occurs, the FULL signal goes LOW on the next LOW to HIGH clock transition. Any further PUSH operations on a full stack will cause the data at that location to be over-written, but will not increment the SP. Similarily, performing a POP operation on a empty stack will not decrement the SP and may result in non-meaningful data being available at the Y outputs.

The Microprocessor Counter: MPC

The MPC consists of a 12-bit incrementer followed by a 12-bit register. The register usually holds the address of the instruction being fetched. When sequential instructions are fetched, the carry input (CI) to the incrementer is HIGH and one is added to the Y outputs of the multiplexer, which is loaded into the MPC on the next LOW to HIGH clock transition. When the CI input is LOW, the Y outputs of the multiplexer are loaded directly into the MPC, so that the same instruction is fetched and executed.



Maximum Ratings

(Above	which	the useful l	ife may	be impai	red. Fo	r user	guidelines,	not tested.)

Storage Temperature65°C to +	150°C
Ambient Temperature with	
Power Applied55°C to +	125°C
Supply Voltage to Ground Potential	
(Pin 10 to Pin 30)0.5V to	+ 7.0V

DC Voltage Applied to Outputs
in High Z State.....-0.5V to +7.0V

 DC Input Voltage
 -3.0V to +7.0V

 Output Current into Outputs (Low)
 30 mA

Static Discharge Voltage>2001V (Per MIL-STD-883 Method 3015)

Operating Range

Range	Ambient Temperature	Vcc		
Commercial	0°C to +70°C	5V ± 10%		
Military[3]	-55°C to +125°C	5V ± 10%		

Electrical Characteristics Over Commercial and Military Operating Range, V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V^[4]

Parameter	Descr	iption	Test Condition	Min.	Max.	Units
V _{OH}	Output HIGH Vol	tage	$V_{CC} = Min.$ $I_{OH} = -1.6 \text{ mA}$	2.4		v
V _{OL}	Output LOW Voltage		$V_{CC} = Min.$ $I_{OL} = 12 \text{ mA}$		0.4	v
v_{IH}	Input HIGH Volta	ge		2.0	V_{CC}	V
v_{IL}	Input LOW Voltag	e		-3.0	0.8	V
I _{IH}	Input HIGH Current		$V_{CC} = Max.$ $V_{IN} = V_{CC}$		10	μΑ
I _{IL}	Input LOW Current		$V_{CC} = Max.$ $V_{IN} = V_{SS}$		-10	μΑ
I _{OH}	Output HIGH Current		$V_{CC} = Min.$ $V_{IH} = 2.4V$	-1.6		mA
I _{OL}	Output LOW Current		$V_{CC} = Min.$ $V_{OL} = 0.4V$	12		mA
I _{OZ}	Output Leakage C	urrent	$V_{CC} = Max.$ $V_{OUT} = V_{SS}/V_{CC}$	-40	+40	μA μA
I _{SC}	Output Short Circuit Current		$V_{CC} = Max.$ $V_{OUT} = 0V$		-85	mA
7	Summiter Comment	Commercial	V M		70	
ICC Supply Current		Military	$V_{CC} = Max.$		90	mA
7	S	Commercial	V > 2.95V V < 0.4V		35	4
I _{CC1}	Supply Current Military		$V_{IH} \geq 3.85V, V_{IL} \leq 0.4V$		50	mA

Capacitance^[2]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1 MHz$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

Notes:

Notes:

- Not more than one output should be tested at a time. Duration of the short circuit should not exceed one second.
- Tested initially and after any design or process changes that may affect these parameters.


Output Load used for AC Performance Characteristics



Switching Waveforms

information.

3. TA is the "instant on" case temperature.



4. See the last page of this specification for Group A subgroup testing

- 1. $C_L = 50 \text{ pF}$ includes scope probe, writing and stray capacitance.
- 2. $C_L = 5 \text{ pF}$ for output disable tests.



Guaranteed AC Performance Characteristics

The tables below specify the guaranteed AC performance of the CY7C910 over the commercial (0°C to +70°C) and the military (-55°C to +125°C) temperature ranges with V_{CC} varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels.

The inputs switch between 0V and 3V with signal transition rates of 1 Volt per nanosecond. All outputs have maximum DC current loads.

Clock Requirements[1, 3]

		Commercial			Military	
CY7C910-	40	50	93	46	51	99
Minimum Clock LOW	20	20	50	23	25	58
Minimum Clock HIGH	20	20	35	23	25	42
Minimum Clock Period I = 14	40	50	93	46	51	100
Minimum Clock Period I = 8, 9, 15	40	50	113	46	51	114

Combinatorial Propagation Delays. $C_L = 50 pF^{[3]}$

		Commercial					Military											
From Input		Y		PL,	VECT, I	MAP		FULI			Y		₹₽L,	VECT, N	MAP]	FULL	
CY7C910-	40	50	93	40	50	93	40	50	93	46	51	99	46	51	99	46	51	99
D0-D11 I0-I3 CC CCEN	17 25 22 22	20 35 30 30	20 50 30 30	20 —	30 —	51	 - - -			21 30 27 27	25 40 36 36	25 54 35 37	25 —		58 —	_ _ _		
CP I = 8, 9, 15 (Note 2)	30	40	75	_	_	_	25	31	60	35	46	77	_			30	35	67
CP All Other I	30	40	- 55	_	_	_	25	31	60	35	46	61	_	_		30	35	67
OE (Note 2)	21 21	25 27	35 30		_	_	_	_	_	22 22	25 30	40 30		_ _	_	_	_	_

Minimum Set-Up and Hold Times Relative to clock LOW to HIGH Transition. C_L = 50 pF^[3]

			Comn	nercial					Mili	itary		
Input		Set-Up		Hold			Set-Up			Hold		
CY7C910-	40	50	93	40	50	93	46	51	99	46	51	99
$DI \rightarrow RC$	13	16	24	0	0	0	13	16	28	0	0	0
$DI \rightarrow MPC$	20	30	58	0	0	0	20	30	62	0	0	0
I0-I3	25	35	75	0	0	0	27	38	81	0	0	0
CC	20	24	63	0	0	0	25	35	65	0	0	0
CCEN	20	24	63	0	0	0	25	35	63	0	0	0
CI	15	18	46	0	0	0	15	18	58	. 0	0	0
RLD	15	19	36	0	0	0	15	20	42	0	0	0

Notes:

- A dash indicates that a propagation delay path or set-up time does not exist.
- 2. The enable/disable times are measured to a 0.5 Volt change on the output voltage level with $C_L=5~\rm pF.$
- See the last page of this specification for Group A subgroup testing information.



Table of Instructions

			Reg/			Result			
I ₃ -I ₀	Mnemonic	emonic Name	Cntr Con-		Fail and CC = H		ass I or $\overline{ ext{CC}} = extbf{L}$	Reg/	Enable
			tents	Y	Stack	Y	Stack	Cntr	
0	JZ	Jump Zero	X	0	Clear	0	Clear	Hold	PL
1	CJS	Cond JSB PL	X	PC	Hold	D	Push	Hold	PL
2	JMAP	Jump Map	X	D	Hold	D	Hold	Hold	Map
3	CJP	Cond Jump PL	X	PC	Hold	D	Hold	Hold	PL
4	PUSH	Push/Cond LD CNTR	X	PC	Push	PC	Push	(Note 1)	PL
5	JSRP	Cond JSB R/PL	X	R	Push	D	Push	Hold	PL
6	CJV	Cond Jump Vector	X	PC	Hold	D	Hold	Hold	Vect
7	JRP	Cond Jump R/PL	X	R	Hold	D	Hold	Hold	PL
8	RFCT	Repeat Loop,	≠0	F	Hold	F	Hold	Dec	PL
8	RICI	CNTR ≠ 0	=0	PC	POP	PC	Pop	Hold	PL
9	RPCT	Repeat PL,	≠0	D	Hold	D	Hold	Dec	PL
	RICI	CNTR ≠ 0	=0	PC	Hold	PC	Hold	Hold	PL
10	CRTN	Cond RTN	X	PC	Hold	F	Pop	Hold	PL
11	CJPP	Cond Jump PL & Pop	X	PC_	Hold	D	Pop	Hold	PL
12	LDCT	LD Cntr & Continue	X	PC	Hold	PC	Hold	Load	PL
13	LOOP	Test End Loop	X	F	Hold	PC	Pop	Hold	PL
14	CONT	Continue	X	PC	Hold	PC	Hold	Hold	PL
15	TWB	Three-Way Branch	≠0	F	Hold	PC	Pop	Dec	PL
13	IMB	Timee-way branch	=0	D	Pop	PC	Pop	Hold	PL

Notes: 1. If $\overline{CCEN} = L$ and $\overline{CC} = H$, hold; else load.


H = HIGH L = LOW

X = Don't Care




CY7C910 CMOS Microprogram Controller


CY7C910 Flow Diagrams






One Level Pipeline Based Architecture (Recommended)











Typical DC and AC Characteristics




















0041-10



Ordering Information

Clock Cycle (ns)	Ordering Code	Package Type	Operating Range
40	CY7C910-40PC	P17	Commercial
	CY7C910-40DC	D18	
	CY7C910-40JC	J67	
	CY7C910-40LC	L67	
46	CY7C910-46DMB	D18	Military
	CY7C910-46LMB	L67	
50	CY7C910-50PC	P17	Commercial
	CY7C910-50DC	D18	
	CY7C910-50JC	J67	
	CY7C910-50LC	L67	
51	CY7C910-51DMB	D18	Military
	CY7C910-51LMB	L67	
93	CY7C910-93PC	P17	Commercial
	CY7C910-93DC	D18	
	CY7C910-93JC	J67	
	CY7C910-93LC	L67	
99	CY7C910-99DMB	D18	Military
	CY7C910-99LMB	L67	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
V _{OL}	1,2,3
$ m v_{IH}$	1,2,3
V _{IL} Max.	1,2,3
I_{IH}	1,2,3
ĭ _{IL}	1,2,3
I _{OH}	1,2,3
I_{OL}	1,2,3
I _{OZ}	1,2,3
I_{SC}	1,2,3
I _{CC}	1,2,3
I _{CC1}	1,2,3

Clock Requirements

Parameters	Subgroups
Minimum Clock LOW	7,8,9,10,11

Combinational Propagation Delays

Parameters	Subgroups
From D0-D11 to Y	7,8,9,10,11
From I0-I3 to Y	7,8,9,10,11
From I0-I3 to PL, VECT, MAP	7,8,9,10,11
From CC to Y	7,8,9,10,11
From CCEN to Y	7,8,9,10,11
From CP (I = $8,9,15$) to $\overline{\text{FULL}}$	7,8,9,10,11
From CP (All Other I) to Y	7,8,9,10,11
From CP (All Other I) to FULL	7,8,9,10,11

Document #: 38-00016-B

Minimum Set-up and Hold Times

Parameters	Subgroups
DI → RC Set-up Time	7,8,9,10,11
DI → RC Hold Time	7,8,9,10,11
DI → MPC Set-up Time	7,8,9,10,11
DI → MPC Hold Time	7,8,9,10,11
I0-I3 Set-up Time	7,8,9,10,11
I0-I3 Hold Time	7,8,9,10,11
CC Set-up Time	7,8,9,10,11
CC Hold Time	7,8,9,10,11
CCEN Set-up Time	7,8,9,10,11
CCEN Hold Time	7,8,9,10,11
CI Set-up Time	7,8,9,10,11
CI Hold Time	7,8,9,10,11
RLD Set-up Time	7,8,9,10,11
RLD Hold Time	7,8,9,10,11



CMOS Sixteen-Bit Slice

Features

- Fast
 - CY7C9101-30 has a 30 ns (max.) clock cycle (commercial)
 - CY7C9101-35 has a 35 ns (max.) clock cycle (military)
- Low Power
 - I_{CC} (max. at 10 MHz) = 60 mA (commercial)
 - I_{CC} (max. at 10 MHz) = 85 mA (military)
- V_{CC} Margin
 5V ± 10%
- All parameters guaranteed over commercial and military operating temperature range
- Replaces four 2901's with carry look-ahead logic
- Eight Function ALU
 - Performs three arithmetic and five logical operations on two 16-bit operands

- Expandable
 - Infinitely expandable in 16-bit increments
- Four Status Flags
 - Carry, overflow, negative, zero
- ESD Protection
 - Capable of withstanding greater than 2000V static discharge voltage
- Pin compatible and functionally equivalent to AM29C101

Functional Description

The CY7C9101 is a high-speed, expandable, 16-bit wide ALU slice which can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C9101 is basic, yet so versatile that it can emulate the ALU of almost any digital computer.


The CY7C9101, as shown in the block diagram, consists of a 16-word by 16-bit dual-port RAM register file, a 16-bit ALU, and the necessary data manipulation and control logic.

The function performed is determined by the nine-bit instruction word (I_8 to I_0) which is usually input via a microinstruction register.

The CY7C9101 is expandable in 16-bit increments, has three-state data outputs as well as flag outputs, and can implement either a full look-ahead carry or a ripple carry.

The CY7C9101 is a pin compatible, functional equivalent of the Am29C101 with improved performance. The 7C9101 replaces four 2901's and includes on-chip carry look-ahead logic.

Fabricated in an advanced 1.2 micron CMOS process, the 7C9101 eliminates latchup, has ESD protection greater than 2000V, and achieves superior performance with low power dissipation.





Selection Guide

		7C9101-30 7C9101-35	7C9101-40 7C9101-45
Minimum Clock	Commercial	30	40
Cycle (ns)	Military	35	45
Maximum Operating	Commercial	60	60
Current at 10 MHz (mA)	Military	85	85

Maximum Ratings

Marinan Kathisa
(Above which the useful life may be impaired. For user guid
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to + 125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage $\dots -3.0V$ to $+7.0V$
Output Current into Outputs (Low)

Pin Definitions

Signal Name	I/O	Description
A ₃₋₀	I	RAM Address A. This 4-bit address word selects one of the 16 registers in the register file for
B ₃₋₀	I	output on the (internal) A-port. RAM Address B. This 4-bit address word selects one of the 16 registers in the register file for output on the (internal) B-port. When data is written back to the register file, this is the destination address.
I ₈₋₀	I	Instruction Word. This nine-bit word is decoded to determine the ALU data sources $(I_0, 1, 2)$, the ALU operation $(I_3, 4, 5)$, and the data to be written to the Q-register or register file $(I_6, 7, 8)$.
D ₁₅₋₀	I	Direct Data Input. This 16-bit data word may be selected by the $I_{0,\ 1,\ 2}$ lines as an input to the ALU.
Y ₁₅₋₀	I	Data Output. These are three-state data output lines which, when enabled, output either the ALU result or the data in the A latch, as determined by the code on I ₆ , 7, 8.
ŌĒ	Ì	Output Enable. This is an active LOW input which controls the Y_{15-0} outputs. A HIGH level on this signal places the output drivers at the high impedance state.
CP	I	Clock. The LOW level of CP is used to write data to the RAM register file. A HIGH level of CP writes data from the dual port RAM to the A and B latches. The operation of the Q register is similar; data is entered into the master latch on the LOW level of CP and transferred from master to slave during CP = HIGH.
Q ₁₅ , RAM ₁₅	I/O	These two lines are bidirectional and are controlled by $I_{6,7,8}$. They are three-state output drivers connected to the TTL compatible CMOS inputs.

idelines,	not tested.)	
	Static Discharge Voltage	>2001V

Latchup Current (Outputs).....>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%


Note:

1. TA is the "instant on" case temperature.

Signal Name	I/O	Description
Q ₁₅ ,		Output Mode: When the destination code on lines
	i/O	I _{6, 7, 8} indicates a left shift (UP) operation, the
(Cont.)		three-state outputs are enabled and the MSB of
		the Q register is output on the Q ₁₅ pin and
		likewise, the MSB of the ALU output (F_{15}) is output on the RAM 15 pin.
		Input Mode: When the destination code indicates
		a right shift (DOWN), the pins are the data
		inputs to the MSB of the Q register and the
		RAM, respectively.
Q ₀ ,		These two lines are bidirectional and function
RAM_0	I/O	similarly to the Q ₁₅ and RAM ₁₅ lines. The Q ₀
		and RAM ₀ lines are the LSB of the Q register and the RAM.
Cn	I	Carry In. The carry in to the internal ALU.
C_{n+16}		Carry Out. The carry out from the internal ALU.
G. P		Carry Generate, Carry Propagate. Outputs from
-,-	_	the ALU which may be used to perform a carry
		look-ahead operation over the 16-bits of the
		ALU.
OVR	0	Overflow. This signal is the logical exclusive-OR
		of the carry-in and carry-out of the MSB of the
		ALU. This indicates when the result of the ALU
		operation exceeded the capacity of the machine's
		two's complement number range. It is valid only
		for the sign bit.
F = 0	0	Zero Detect. Open drain output which goes
	•	HIGH when the data on outputs (F_{15-0}) are all
		LOW. It indicates that the result of an ALU
		operation is zero (positive logic assumed).
F ₁₅	0	
- 13	•	Signi and and or and and or and an




Top View



0079-11

CY7C9101 Pinout for 68PGA NC = No Connect

Top View



0079-3

CY7C9101 Pinout for LCC/PLCC NC = No Connect



Functional Tables

Table 1. ALU Source Operand Control

Mnemonic		Mic	ro Co	de	ALU Source Operands		
Minemonic	I ₂	I ₁	I_0	Octal Code	R	S	
AQ	L	L	L	0	A	Q	
AQ AB	L	L	H	1	Α	B	
ZQ ZB	L	Н	L	2	0	Q	
ZB	L	Н	H	3	. 0	B	
ZA	Н	L	L	4	0	A	
DA	H	L	H	5	D	Α	
DQ DZ	H	Н	L	6	D	Q	
DZ	H	Н	Н	7	D	Ö	

Table 2. ALU Function Control

		Mic	ro C	ode	ALU		
Mnemonic	I 5	I ₄	I 3	Octal Code	Function	Symbol	
ADD	L	L	L	0	R Plus S	R + S	
SUBR	L	L	Н	1	S Minus R	S - R	
SUBS	L	Н	L	2	R Minus S	R - S	
OR	L	H	H	3	RORS	$R \vee S$	
AND	Н	L	L	4	R AND S	$\mathbf{R} \wedge \mathbf{S}$	
NOTRS	Н	L	Н	5	R AND S	$\overline{\mathbf{R}} \wedge \mathbf{S}$	
EXOR	Н	Н	L	6	R EX-OR S	$R \forall S$	
EXNOR	Н	Н	Н	7	R EX-NOR S	$R \vee S$	

Table 3. ALU Destination Control

Mnemonic		Micro Code			RAM	RAM Function		tion Q-Reg. Function			AM ifter	QS	hifter
Minemonic	I8	17	16	Octal Code	Shift	Load	Shift	Load	Output	RAM ₀	RAM ₁₅	$\mathbf{Q_0}$	Q ₁₅
QREG	L	L	L	0	X	None	None	$F \rightarrow Q$	F	х	X	X	X
NOP	L	L	Н	1	X	None	Х	None	F	X	X	X	X
RAMA	L	Н	L	2	None	$F \rightarrow B$	Х	None	A	Х	X	X	X
RAMF	L	Н	Н	3	None	$F \rightarrow B$	Х	None	F	Х	X	Х	X
RAMQD	Н	L	L	4	DOWN	$F/2 \rightarrow B$	DOWN	$Q/2 \rightarrow Q$	F	F ₀	IN ₁₅	Q ₀	IN ₁₅
RAMD	Н	L	Н	5	DOWN	$F/2 \rightarrow B$	Х	None	F	F ₀	IN ₁₅	Q_0	Х
RAMQU	Н	Н	L	6	UP	$2F \rightarrow B$	UP	$2Q \rightarrow Q$	F	IN ₀	F ₁₅	IN ₀	Q ₁₅
RAMU	Н	Н	Н	7	UP	$2F \rightarrow B$	х	None	F	IN ₀	F ₁₅	X	Q ₁₅

X = Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

Table 4. Source Operand and ALU Function Matrix

	I ₂₁₀ Octal	0	1	2	3	4	5	6	7
	ALU Source								
Octal	ALU				_				
I ₅₄₃	Function	A, Q	A, B	0, Q	O, B	O, A	D, A	D, Q	D, O
0	$C_n = L$ R plus S	A+Q	A+B	Q	В	A	D+A	D+Q	D
	$C_n = H$	A+Q+1	A+B+1	Q+1	B+1	A+1	D+A+1	D+Q+1	D+1
1	C _n = L S minus R	Q-A-1	B-A-1	Q-1	B-1	A -1	A-D-1	Q-D-1	-D-1
	$C_n = H$	Q-A	B-A	Q	В	A	A-D	Q-D	-D
2	C _n = L R minus S	A-Q-1	A-B-1	-Q-1	- B -1	-A-1	D-A-1	D-Q-1	D-1
	$C_n = H$	A-Q	A-B	-Q	-В	-A	D-A	D-Q	D
3	RORS	A∨Q	A∨B	Q	В	A	D∨A	D∨Q	D
4	R AND S	A∧Q	A∧B	0	0	0	$\mathbf{D} \wedge \mathbf{A}$	D∧Q	0
5	R AND S	$\overline{\mathbf{A}} \wedge \mathbf{Q}$	Ā∧B	Q	В	A	$\overline{\mathbf{D}} \wedge \mathbf{A}$	$\overline{\mathbf{D}} \wedge \mathbf{Q}$	0
6	R EX-OR S	A∀Q	A∀B	Q	В	A	D∀A	D∀Q	D
7	R EX-NOR S	Ā¥Q	Ā¥B	Q	B	Ā	D∀A	D∀Q	D

 $^{+ =} Plus; - = Minus; \lor = OR; \land = AND; \lor = EX-OR$

A = Register Addressed by A inputs.

B = Register Addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.



Description of Architecture

General Description

The 7C9101 block diagram is shown in Figure 1. Detailed block diagrams show the operation of specific sections as described below. The device is a 16-bit slice consisting of a register file (16-word by 16-bit dual port RAM), the ALU, the Q-register and the necessary control logic. It is expandable in 16-bit increments.

Register File

The dual port RAM is addressed by two 4-bit address fields $(A_{3-0}$ and $B_{3-0})$ which cause the data to simultaneously appear at the A or B (internal) ports. Both the A and B addresses may be identical; in this case, the same data will appear at both the A and B ports.

Data to be written to RAM is applied to the D inputs of the 7C9101 and is passed (unchanged) through the ALU to the RAM location specified by the B-address word. New data is written into the RAM by specifying a B address while RAM write enable (RAM EN) is active and the clock input is LOW. RAM EN is an internal signal decoded from the signals I $_{6,\,7,\,8}$. As shown below, each of the 16 RAM inputs is driven by a three-input multiplexer that allows the ALU output (F $_{15-0}$) to be shifted one bit position to the left, right, or not shifted. The RAM $_{15}$ and RAM $_{0}$ I/O pins are also inputs to the 16-bit, 3-input multiplexer.

During the left shift (upshift) operation, the RAM_{15} output buffer and RAM_0 input multiplexer are enabled. For the down shift (right) operation, the RAM_0 output buffer and the RAM_{15} input multiplexer are enabled.

The A and B outputs of the RAM drive separate 16-bit latches that are enabled (track the RAM data) when the clock is HIGH. The outputs of the A latch go to three multiplexers which feed the two ALU inputs (R_{15-0} and S_{15-0}) and the chip output (Y_{15-0}). The B latch outputs are directed to the multiplexer which feeds the S input to the ALU.




Figure 2. Register File

0079-4



Q-Register

The Q-register is mainly intended for use as a separate working register for multiplication and division routines. It may also function as an accumulator or temporary storage register. Sixteen master-slave latches are used to implement the Q-register. As shown below, the Q-register inputs are driven by the outputs of the Q-shifter (sixteen 3-input mul-

tiplexers, under the control of $I_{6,\,7,\,8}$). The function of the Q-register input multiplexers is to allow the ALU output (F_{15-0}) to be either shifted left, right, or directly entered into the master latches. The Q₁₅ and Q₀ pins (I/O) function similarly to the RAM₁₅ and RAM₀ pins described earlier. Data is entered into the master latches when the clock is LOW and transferred to the slave (output) at the clock LOW to HIGH transition.




Figure 3. Q-Register

0079-5



ALU (Arithmetic Logic Unit)

The ALU can perform three arithmetic and five logical operations on the two 16-bit input operands, R and S. The R-input multiplexer selects between data from the RAM A-port and data at the external data input, D_{15-0} . The S-input multiplexer selects between data from the RAM A-port, the RAM B-port, and the Q-register. The R and S multiplexers are controlled by the $I_{0,\ 1,\ 2}$ inputs as shown in Table 1. The R and S input multiplexers each have an "inhibit capability," offering a state where no data is passed. This is equivalent to a source operand consisting of all zeroes. The R and S ALU source multiplexers are configured to allow eight pairs of combinations of A, B, D, Q, and "0" to be selected as ALU input operands.

The ALU functions, which are controlled by I_{3, 4, 5}, are shown in Table 2. Carry lookahead logic is resident on the

7C9101, using the ALU inputs carry in (C_n) and the ALU outputs carry propagate (P), carry generate (G), carry out (C_{n+16}) , and overflow to implement carry lookahead arithmetic and determine if arithmetic overflow has occurred. Note that the carry in (C_n) signal affects the arithmetic result and internal flags; it has no effect on the logical operations.

Control signals $I_{6, 7, 8}$ route the ALU data output (F_{15-0}) to the RAM, the Q-register inputs, and the Y-outputs as shown in Table 3. The ALU result MSB (F_{15}) is output so the user may examine the sign bit without needing to enable the three-state outputs. The F=0 output, used for zero detection, is HIGH when all bits of the F output are LOW. It is an open drain output which may be wire OR'ed across multiple 7C9101 processor slices.




Figure 4. ALU



Table 5. ALU Logic Mode Functions

Octal I ₅₄₃ , I ₂₁₀	Group	Function
4 0 4 1 4 5 4 6	AND	A ∧ Q A ∧ B D ∧ A D ∧ Q
3 0 3 1 3 5 3 6	OR	A V Q A V B D V A D V Q
60 61 65 66	EX-OR	A ∀ Q A ∀ B D ∀ A D ∀ Q
70 71 75 76	EX-NOR	$ \begin{array}{c} A \lor Q \\ A \lor B \\ D \lor A \\ \hline D \lor Q \end{array} $
72 73 74 77	INVERT	Q B A D
62 63 64 67	PASS	Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7	"ZERO"	0 0 0 0
50 51 55 56	MASK	Ā ∧ Q Ā ∧ B D ∧ A D ∧ Q

Table 6. ALU Arithmetic Mode Functions

Octal	$C_n = 0$	(Low)	$C_n = 1$	(High)
I ₅₄₃ , I ₂₁₀	Group	Function	Group	Function
0.0		A+Q		A+Q+1
0 1	ADD	A + B	ADD plus	A+B+1
0.5	ADD	D+A	one	D+A+1
06		D+Q		D+Q+1
02		Q	-	Q+1
03	PASS	В	T	B+1
04	PASS	Α	Increment	A+1
07	[D		D+1
1 2		Q-1		Q
1 3	D	B-1	PASS	В
1 4	Decrement	A-1	PASS	A
2 7		D-1		D
2 2		-Q-1		-Q
2 3	1'a Comm	-B-1	2's Comp.	-В
2 4	1's Comp.	-A-1	(Negate)	$-\mathbf{A}$
1 7		-D-1		-D
10		Q-A-1		Q-A
11		B-A-1		B-A
1 5		A-D-1		A-D
16	Subtract	Q-D-1	Subtract	Q-D
20	(1's Comp.)	A-Q-1	(2's Comp.)	A-Q
2 1		A-B-1		A-B
2 5		D-A-1		D-A
26		D-Q-1		D-Q

Conventional Addition and Pass-Increment/ Decrement

When the carry-in is HIGH and either a conventional addition or a PASS operation is performed, one (1) is added to the result. If the DECREMENT operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the DECREMENT operation so that the result is equivalent to the PASS operation. In logical operations, the carry-in (C_n) will not affect the ALU output.

Subtraction

Recall that in two's complement integer coding -1 is equal to all ones and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e., TWC = ONC + 1. In Table 6 the symbol -Q represents the two's complement of Q so that the one's complement of Q is then -Q - 1.

٥



Electrical Characteristics Over Commercial and Military Operating Range^[4] $V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V$

Parameters	Descrip	otion	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Vo	ltage	$V_{CC} = Min.$ $I_{OH} = -3.4 \text{ mA}$	2.4		v
v_{OL}	Output LOW Vol	tage	$V_{CC} = Min.$ $I_{OL} = 16 \text{ mA}$		0.4	v
$\mathbf{v}_{\mathtt{IH}}$	Input HIGH Volt	age		2.0	v_{cc}	v
$ m v_{IL}$	Input LOW Volta	ge		-3.0	0.8	v
I _{IX}	Input Leakage Cu	rrent	$V_{SS} \le V_{IN} \le V_{CC}$ $V_{CC} = Max.$	-10	10	μΑ
I _{OH}	Output HIGH Cu	rrent	$V_{CC} = Min.$ $V_{OH} = 2.4V$	-3.4		mA
I _{OL}	Output LOW Cur	rent	$V_{CC} = Min.$ $V_{OL} = 0.4V$	16		mA
I _{OZ}	Output Leakage C	Current	$V_{CC} = Max.$ $V_{OUT} = V_{SS} \text{ to } V_{CC}$	-40	+40	μΑ μΑ
I _{SC}	Output Short Circ	uit Current[1]	$V_{CC} = Max.$ $V_{OUT} = 0V$		-85	mA
T(0.)[2]	Supply Current	Commercial	$V_{SS} \leq V_{IN} \leq V_{IL}$ or		30	4
$I_{CC}(Q_1)^{[2]}$	(Quiescent)	Military	$V_{IH} \le V_{IN} \le V_{CC}; \overline{OE} = HIGH$		35	mA
I = -(O-)[2]	Supply Current	Commercial	$V_{SS} \le V_{IN} \le 0.4V \text{ or}$		25	A
$I_{CC}(Q_2)^{[2]}$	(Quiescent)	Military	$3.85V \le V_{IN} \le V_{CC}$; $\overline{OE} = HIGH$		30	mA
I = -(Morr.)[2]	Supply Current	Commercial	$V_{CC} = Max., f_{CLK} = 10 MHz;$		60	A
I _{CC} (Max.) ^[2]		Military	$\overline{OE} = HIGH$		85	mA

Capacitance^[3]


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$	5	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	, P I

Notes:

Notes:


- 1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- Two quiescent figures are given for different input voltage ranges. To calculate I_{CC} at any given frequency, use I_{CC}(Q₁) + I_{CC}(A.C.) where I_{CC}(Q₁) is shown above and I_{CC}(A.C.) = (3 mA/MHz) × Clock Frequency for the Commercial temperature range. I_{CC}(A.C.) = (5 mA/MHz) × Clock Frequency for Military temperature range.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. See the last page of this specification for Group A subgroup testing information.

Output Loads used for AC Performance Characteristics



All Outputs except Open Drain

1. $C_L = 50 \text{ pF}$ includes scope probe, wiring and stray capacitance. 2. $C_L = 5 \text{ pF}$ for output disable tests.



Open Drain (F = 0)



773-1-1- # X*-	T	C. CADDA	- LOVEDET	OTT C 1141
Table /. Logic	runctions	IOT CARRY	and UVERFL	OW Conditions

I ₅₄₃	Function	P	G	C _n + 16	OVR
0	R+S	$\overline{P_0-P_{15}}$	$\frac{\overline{G_{15}} + \overline{P_{15}G_{14}} + \overline{P_{15}P_{14}G_{13}} + \cdots + \overline{P_{1-15}G_{0}}}{\cdots + \overline{P_{1-15}G_{0}}}$	C ₁₆	C ₁₆ ¥ C ₁₅
1	S-R	←	Same as R + S equations, but substitute I	$\overline{R_i}$ for R_i in definition	ons →
2	R-S	←	Same as R + S equations, but substitute	$\overline{S_i}$ for S_i in definitio	ns →
3	R V S				
4	R A S			·	
5	R∧S	нісн	HIGH	LOW	LOW
6	R ¥ S]			
7	R ¥ S] -			

Definitions: + = OR

$$\mathbf{P}_{0-15} = \mathbf{P}_{15} \, \mathbf{P}_{14} \, \mathbf{P}_{13} \, \mathbf{P}_{12} \, \mathbf{P}_{11} \, \mathbf{P}_{10} \, \mathbf{P}_{9} \, \mathbf{P}_{8} \, \mathbf{P}_{7} \, \mathbf{P}_{6} \, \mathbf{P}_{5} \, \mathbf{P}_{4} \, \mathbf{P}_{3} \, \mathbf{P}_{2} \, \mathbf{P}_{1} \, \mathbf{P}_{0}$$

$$P_0 = R_0 + S_0$$

$$\mathbf{P}_1 = \mathbf{R}_1 + \mathbf{S}_2$$

$$P_2 = R_2 + S_2$$

 $P_3 = R_3 + S_3$, etc.

$$G_{0-15} = G_{15} G_{14} G_{13} G_{12} G_{11} G_{10} G_9 G_8 G_7 G_6 G_5 G_4 G_3 G_2 G_1 G_0$$

 $G_0 = R_0 S_0$

 $G_1 = R_1 S_1$ $G_2 = R_2 S_2$

 $G_3 = R_3 S_3$, etc.

 $\begin{array}{l} C_{16} = G_{15} + P_{15} \, G_{14} + P_{15} \, P_{14} \, G_{13} + \ldots + P_{0-15} \, C_n \\ C_{15} = G_{14} + P_{14} \, G_{13} + P_{14} \, P_{13} \, G_{12} + \ldots + P_{0-14} \, C_n \end{array}$

CY7C9101-30 and CY7C9101-40 Guaranteed **Commercial Range AC Performance**

Characteristics

The tables below specify the guaranteed AC performance of these devices over the Commercial (0°C to 70°C) and Military (-55° C to $+125^{\circ}$ C) operating temperature range with V_{CC} varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See also loading circuit informa-

Cycle Time and Clock Characteristics

CY7C9101-	30	40
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	30 ns	40 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	33 MHz	25 MHz
Minimum Clock LOW Time	20 ns	25 ns
Minimum Clock HIGH Time	10 ns	15 ns
Minimum Clock Period	30 ns	40 ns

This data applies to parts with the following numbers:

CY7C9101-30PC CY7C9101-30DC CY7C9101-30LC CY7C9101-30JC CY7C9101-30GC CY7C9101-40PC CY7C9101-40DC CY7C9101-40LC CY7C9101-40JC CY7C9101-40GC

Combinational Propagation Delays. $C_L = 50 \text{ pF}$

To Output	,	Y	F	15	Cn	+ 16	G,	P	F :	= 0	70	V R		M ₀ M ₁₅		20 215
From Input										,				13	~	13
CY7C9101-	30	40	30	40	30	40	30	40	30	40	30	40	30	40	30	40
A, B Address	37	47	36	47	35	44	32	41	35	46	32	42	32	40	-	_
D	29	34	28	34	25	32	25	30	29	36	21	26	27	33		_
C _n	22	27	22	27	20	25	_		22	26	22	26	24	30	ı	
I _{0, 1, 2}	32	40	32	40	30	38	28	36	34	42	26	32	27	35	l	
I _{3, 4, 5}	34	43	33	42	33	42	27	35	34	40	32	42	29	38	_	_
I _{6, 7, 8}	19	22	_	_	_		_	_	_		_	_	22	26	22	26
A Bypass ALU (I = 2XX)	25	30		_	-	_		_	_	_	_	<u> </u>	_	_	_	_
Clock _	31	40	30	39	30	38	27	34	28	37	27	34	27	35	20	23



Set-Up and Hold Times Relative to Clock (CP) Input^[1]

Input		p Time H → L	1	l Time H → L	Set-up Before I	$oldsymbol{H}$ Hold Time After $oldsymbol{L} o oldsymbol{H}$		
CY7C9101-	30	40	30	40	30	40	30	40
A, B Source Address	10	15	3[3]	3[3]	30[4]	40[4]	0	0
B Destination Address	10	15	←	Do Not (Change[2]	\rightarrow	0	0
D	-		_		22	28	0	0
C _n		_	_		16	22	0	0
I _{0, 1, 2}	_		_		26	35	0	0
I _{3, 4, 5}	_	_		_	29	37	0	0
I _{6, 7, 8}	10	12	←	Do Not (Change[2]	→	0 .	0
RAM ₀ , RAM ₁₅ , Q ₀ , Q ₁₅	_	_	-	_	11	14	0	0

Output Enable/Disable Times

Output disable tests performed with $C_L = 5$ pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C9101-30	ŌĒ	Y	18	16
CY7C9101-40	ŌĒ	Y	22	19

Notes:

- 1. A dash indicates a propagation delay path or set-up time constraint does not exist.
- 2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock $L \to H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock $L \to H$ transition, regardless of when the clock $H \to L$ transition occurs.



CY7C9101-35 and CY7C9101-45 Guaranteed Military Range AC Performance Characteristics

The tables below specify the guaranteed AC performance of these devices over the Military ($-55^{\circ}\mathrm{C}$ to $+125^{\circ}\mathrm{C}$) operating temperature range with $V_{\rm CC}$ varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See also loading circuit information.

This data applies to parts with the following numbers:

CY7C9101-35DMB CY7C9101-35LMB CY7C9101-35GMB CY7C9101-45DMB CY7C9101-45LMB CY7C9101-45GMB

Combinational Propagation Delays $C_L = 50 pF^{[5]}$

Cycle Time and Clock Characteristics^[5]

CY7C9101-	35	45
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle).	35 ns	45 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	28 MHz	22 MHz
Minimum Clock LOW Time	23 ns	28 ns
Minimum Clock HIGH Time	12 ns	17 ns
Minimum Clock Period	35 ns	45 ns

To Output	,	Y	H	15	C	+ 16		, P	E:	= 0	0.	VR		M_0	(20
From Input	·		•	15	∨ _n	+ 10	٠,	, 1		U	"	V 1X	RA	M ₁₅	Q	215
CY7C9101-	35	45	35	45	35	45	35	45	35	45	35	45	35	45	35	45
A, B Address	41	52	40	51	38	48	37	45	40	48	36	46	36	43		<u> </u>
D	31	37	31	36	29	36	28	32	33	40	23	32	30	35	_	_
C _n	25	30	24	29	23	27	_		24	29	23	27	26	31	_	_
I _{0, 1, 2}	36	44	35	43	33	41	31	38	38	46	29	38	30	38	_	T —
I ₃ , 4, 5	38	48	37	47	37	46	31	38	38	45	36	45	33	41		<u> </u>
I _{6, 7, 8}	21	24					_	_	-		_	_	24	28	24	28
A Bypass ALU (I = 2XX)	28	33	_		_	_		_		_		_	_		_	_
Clock _	35	44	34	43	34	42	30	37	34	40	28	38	30	37	21	25

Set-Up and Hold Times Relative to Clock (CP) Input^[1, 5]

Input		p Time H → L		 d Time H → L		p Time L → H		Time → H
CY7C9101-	35	45	35	45	35	45	35	45
A, B Source Address	12	17	3[3]	3[3]	35[4]	45[4]	0	0
B Destination Address	12	17	←	Do Not C	Change[2]		1	1
D				_	25	30	0	0
C _n	_		_	_	19	24	0	0
I _{0, 1, 2}		_	_	_	30	37	0	0
I _{3, 4, 5}	_	_	_	-	33	40	0	0
I _{6,7,8}	12	16	←	Do Not C	Change[2]	→	0	0
RAM ₀ , RAM ₁₅ , Q ₀ , Q ₁₅	_				13	15	1	1

Output Enable/Disable Times^[5]

Output disable tests performed with C_L = 5 pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C9101-35	ŌĒ	Y	20	17
CY7C9101-45	ŌĒ	Y	23	20

Notes:

- A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change".
- 3. Source addresses must be stable prior to the clock H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- 4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the clock H → L transition occurs.
- See the last page of this specification for Group A subgroup testing information.


0079-13



Applications

Minimum Cycle Time Calculations for 16-Bit Systems


Speeds used in calculations for parts other than CY7C9101 and CY7C910 are representative for available MSI parts.



Pipelined System, Add without Simultaneous Shift

	Data Loop			Control Loop	
CY7C245	Clock to Output	12	CY7C245	Clock to Output	12
CY7C901	A, B to Y, C_{n+16} , OVR	37	MUX	Select to Output	12
Register	Setup	4	CY7C910	CC to Output	22
-	-	53 ns	CY7C245	Access Time	20
					66 ns

Minimum Clock Period = 66 ns




Pipelined System, Simultaneous Add and Shift Down (RIGHT)


	Data Loop			Control Loop	
CY7C245	Clock to Output	12	CY7C245	Clock to Output	12
CY7C9101	A, B to Y, C_{n+16} , OVR	37	MUX	Select to Output	12
XOR and MUX	Prop. Delay, Select	20	CY7C910	CC to Output	22
	to Output		CY7C245	Access Time	20
CY7C9101	RAM ₁₅ Setup	11			66 ns
		80 ns			


Minimum Clock Period = 80 ns





Typical DC and AC Characteristics




















0079-14



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C9101-30 PC	P29	Commercial
	CY7C9101-30 LC	L81	
	CY7C9101-30 JC	J81	
	CY7C9101-30 DC	D30	
	CY7C9101-30 GC	G68	
40	CY7C9101-40 PC	P29	
	CY7C9101-40 LC	L81	
	CY7C9101-40 JC	J81	
	CY7C9101-40 DC	D30	
	CY7C9101-40 GC	G68	
35	CY7C9101-35 LMB	L81	Military
	CY7C9101-35 DMB	D30	
	CY7C9101-35 GMB	G68	1
45	CY7C9101-45 LMB	L81	
	CY7C9101-45 DMB	D30	
	CY7C9101-45 GMB	G68	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V _{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{SC}	1,2,3
I _{CC} (Q1)	1,2,3
I _{CC} (Q2)	1,2,3
I _{CC} (Max.)	1,2,3

Combinational Propagation Delays

Parameters	Subgroups
From A, B Address to Y	7,8,9,10,11
From A, B Address to F ₁₅	7,8,9,10,11
From A, B Address to C_{n+16}	7,8,9,10,11
From A, B Address to G, P	7,8,9,10,11
From A, B Address to $F = 0$	7,8,9,10,11
From A, B Address to OVR	7,8,9,10,11
From A, B Address to RAM _{0, 15}	7,8,9,10,11
From D to Y	7,8,9,10,11
From D to F ₁₅	7,8,9,10,11
From D to C _{n+16}	7,8,9,10,11
From D to G, P	7,8,9,10,11
From D to $F = 0$	7,8,9,10,11
From D to OVR	7,8,9,10,11
From D to RAM _{0, 15}	7,8,9,10,11
From C _n to Y	7,8,9,10,11
From C _n to F ₁₅	7,8,9,10,11
From C_n to C_{n+16}	7,8,9,10,11

Combinational Propagation Delays (Continued)

Parameters	Subgroups
From C_n to $F = 0$	7,8,9,10,11
From C _n to OVR	7,8,9,10,11
From C _n to RAM _{0, 15}	7,8,9,10,11
From I ₀₁₂ to Y	7,8,9,10,11
From I ₀₁₂ to F ₁₅	7,8,9,10,11
From I ₀₁₂ to C _{n+16}	7,8,9,10,11
From I ₀₁₂ to \overline{G} , \overline{P}	7,8,9,10,11
From I_{012} to $F = 0$	7,8,9,10,11
From I ₀₁₂ to OVR	7,8,9,10,11
From I ₀₁₂ to RAM _{0, 15}	7,8,9,10,11
From I ₃₄₅ to Y	7,8,9,10,11
From I ₃₄₅ to F ₁₅	7,8,9,10,11
From I ₃₄₅ to C _{n+16}	7,8,9,10,11
From I ₃₄₅ to \overline{G} , \overline{P}	7,8,9,10,11
From I_{345} to $F = 0$	7,8,9,10,11
From I ₃₄₅ to OVR	7,8,9,10,11
From I ₃₄₅ to RAM _{0, 15}	7,8,9,10,11
From I ₆₇₈ to Y	7,8,9,10,11
From I ₆₇₈ to RAM _{0, 15}	7,8,9,10,11
From I ₆₇₈ to Q _{0, 15}	7,8,9,10,11
From A Bypass ALU to Y (I = 2XX)	7,8,9,10,11
From Clock I to Y	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock T to Cn+16	7,8,9,10,11
From Clock ${\mathscr I}$ to $\overline{\mathbb G}, \overline{\mathbb P}$	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock	7,8,9,10,11
From Clock T to RAM _{0, 15}	7,8,9,10,11
From Clock T to Q0, 15	7,8,9,10,11



Set-up and Hold Times Relative to Clock (CP) Input

Parameters	Subgroups
A, B Source Address Set-up Time Before H → L	7,8,9,10,11
A, B Source Address Hold Time After H → L	7,8,9,10,11
A, B Source Address Set-up Time Before L → H	7,8,9,10,11
A, B Source Address Hold Time After L → H	7,8,9,10,11
B Destination Address Set-upTime Before H → L	7,8,9,10,11
B Destination Address Hold Time After H → L	7,8,9,10,11
B Destination Address Set-upTime Before L → H	7,8,9,10,11
B Destination Address Hold Time After L → H	7,8,9,10,11
D Set-up Time Before L → H	7.8.9.10.11

Parameters	Subgroups
D Hold Time After L \rightarrow H	7,8,9,10,11
C_n Set-up Time Before $L \rightarrow H$	7,8,9,10,11
C_n Hold Time After $L \rightarrow H$	7,8,9,10,11
I_{012} Set-up Time Before L \longrightarrow H	7,8,9,10,11
I_{012} Hold Time After L \rightarrow H	7,8,9,10,11
I ₃₄₅ Set-up Time Before L → H	7,8,9,10,11
I ₃₄₅ Hold Time After L → H	7,8,9,10,11
I ₆₇₈ Set-up Time Before H → L	7,8,9,10,11
I ₆₇₈ Hold Time After H → L	7,8,9,10,11
I ₆₇₈ Set-up Time Before L → H	7,8,9,10,11
I ₆₇₈ Hold Time After L → H	7,8,9,10,11
RAM ₀ , RAM ₁₅ , Q ₀ , Q ₁₅ Set-up Time Before L \rightarrow H	7,8,9,10,11
RAM ₀ , RAM ₁₅ , Q ₀ , Q ₁₅ Hold Time After $L \rightarrow H$	7,8,9,10,11

Document #: 38-00017-B



CMOS 16-Bit Microprogrammed ALU

Features

- Fast
 - 35 ns worst case propagation delay, I to Y
- Low power CMOS
 - I_{CC} (max. at 10 MHz) = 145 mA (commercial)
 - I_{CC} (max. static) = 68 mA (commercial)
- V_{CC} margin
 - 5V ±10%
 - All parameters guaranteed over commercial and military operating temperature range
- Instruction set and architecture optimized for high speed controller applications


- CY7C9117 separate I/O
 - One and two operand arithmetic and logical operations
 - Bit manipulation, field insertion/extraction instructions
 - Eleven types of instructions
- Immediate instruction capability
- 16-bit barrel shifter capability
- 32-word x 16-bit register file
- 8-bit status register
 - Four ALU status bits
 - Link bit and three user definable status bits


- ESD protection
 - Capable of withstanding greater than 2001V static discharge voltage
- Pin compatible and functionally equivalent to 29116, 29116A, 29C116, 29117, 29117A, 29C117

Functional Description

The CY7C9115, CY7C9116 and CY7C9117 are high speed 16-bit microprogrammed Arithmetic and Logic Units, (ALU).

The architecture and instruction set of the devices are optimized for peripheral controller applications such as disk controllers, graphics controllers, communications controllers, and modems.








Figure 2. CY7C9117 Block Diagram

Selection Guide

		7C911X-35	7C911X-40/45	7C911X-65	7C911X-79
Worst Case I-Y	Commercial	35	45	65	
Propagation Delay (ns)	Military		40	65	79
Maximum Operating	Commercial	145	145	145	
Current @ 10 MHz (mA)	Military		166	166	166



Functional Description (Continued)

When used with the CY7C517 multiplier, the CY7C9115, CY7C9116 and CY7C9117 also support microprogrammed processor applications.

The CY7C9115, CY7C9116 and CY7C9117 are shown in the block diagram, consists of a 32-word by 16-bit single-port RAM register file, a 16-bit arithmetic unit and logic unit, an instruction latch and decoder, a data latch, an accumulator register, a 16-bit barrel shifter, a priority encoder, a status register, a condition code generator and multiplexer, and three-state output buffers.


The instruction set of the CY7C9115, CY7C9116 and CY7C9117 can be divided into eleven instruction types: single-operand, two-operand, single-bit shifts, rotate and merge, rotate and compare, rotate by n-bits, bit oriented

instructions, prioritize, Cyclic Redundancy Check (CRC), status, and NO-OP. Instruction execution occurs in a single clock cycle except for Immediate Instructions, which require two clock cycles to execute.

The CY7C9116 and CY7C9117 are pin compatible, functional equivalent of the industry standard 29116, 29116A, 29C116, 29117, 29117A, 29C117 with improved performance.

Fabricated in an advanced 1.2 micron, two-level metal CMOS process, the CY7C9115, CY7C9116 and CY7C9117 eliminates latchup, has ESD protection greater than 2001V, and achieves superior performance with low power dissipation.


Pin Configurations CY7C9115, CY7C9116



0085-6


Pin Configurations CY7C9117

Top View



LCC/PLCC NC = No Connect

Top View



CY7C9117 Pin for 68 PGA NC = No Connect 0085-7



Description of Architecture

The CY7C9115, CY7C9116 and CY7C9117 are 16-bit microprogrammed arithmetic and logic units comprised of the following sections (see block diagram):

- 32 Word x 16-Bit Register File
- Data Latch
- Instruction Latch and Decoder
- Accumulator
- Logic Unit with a 16-bit Barrel Shift Capability
- Arithmetic Unit
- Priority Encoder
- Condition Code Generator and Multiplexer
- Status Register
- Output Buffers

32-Word x 16-Bit Register File

The 32-word x 16-bit register file is a single port RAM with a 16-bit latch at the output. The latch is transparent while CP is HIGH and latched when CP is LOW. If $\overline{\text{IEN}}$ is LOW and the current instruction specifies the RAM at its destination, data is written into the RAM while CP is LOW. Word instructions write into all 16-bits of the RAM word addressed; byte instructions write into only the lower eight bits.

Use of an external multiplexer on five of the instruction inputs makes it possible to select separate read and write addresses for the same NON-IMMEDIATE instruction. Immediate Instructions do not allow this two-address operation for the 7C9115 and 7C9116. The 7C9117 does support two-address Immediate Instructions.

Data Latel

The data latch holds the 16-bit input to the CY7C9115, CY7C9116 and CY7C9117 from the Y (bidirectional) bus for the 7C9115 and 7C9116 and the data bus for the 7C9117. When DLE is HIGH, the latch is transparent, it is latched when DLE is LOW.

Instruction Latch and Decoder

The 16-bit instruction latch is always transparent, except when Immediate Instructions are executed. The Instruction Decoder decodes the instruction inputs into the internal signals which control the CY7C9115, CY7C9116 and CY7C9117. All instructions other than Immediate Instructions execute in a single clock cycle.

Execution of Immediate Instructions takes two clock cycles. During the first clock cycle, the Instruction Decoder identifies the instruction as an Immediate Instruction and the Instruction Latch captures the instruction at the instruction inputs. For Immediate Instructions, the data at the instruction inputs during the second clock cycle is used as one of the operands for the Immediate Instruction specified during the first clock cycle. Upon completion of the Immediate Instruction (the end of the second clock cycle), the Instruction Latch again becomes transparent.

Accumulator

The accumulator is a 16-bit edge triggered register. If the IEN is LOW and the current instruction specifies the accumulator as its destination, the accumulator accepts Y input data at the clock LOW to HIGH transition. Word instructions write into all 16 bits of the accumulator, byte instructions write into the lower eight bits.

16-Bit Barrel Shifter

The barrel shifter can rotate data input to it from either the register file, the accumulator, or the data latch from 0 to 15 bit positions. In word mode, the barrel shifter rotates a 16-bit word; in byte mode, it only affects the lower eight bits. The barrel shifter is used as one of the ALU inputs.

Arithmetic and Logic Unit

The CY7C9115, CY7C9116 and the CY7C9117 have an arithmetic unit and a logic unit. The arithmetic unit is capable of operating on one or two operands while the logic unit is capable of operating on one, two or three operands. The two units in parallel are able to execute the one and two operand instructions such as pass, complement, two's complement, add, subtract, AND, OR, EXOR, NAND, NOR, and EXNOR. Three operand instructions include rotate/merge and rotate/masked compare. There are three data types supported by the CY7C9115, CY7C9116 and CY7C9117; bit, byte, and 16-bit word.

All arithmetic and logic unit operations can be performed in either word or byte mode, with byte instructions performed only on the lower eight bits.

Three status output are generated by the arithmetic unit: carry (C), negative (N), and overflow (OVR). A zero flag (Z) detects a zero condition, though this flag is not generated by the arithmetic unit or the logic unit. These flags are generated in either word or byte mode, as appropriate.

The arithmetic unit uses full carry look-ahead across all 16 bits during arithmetic operations. The carry input to the arithmetic unit comes from the carry multiplexer, which can select either zero, one, or a stored carry bit (QC) from the status register. Multiprecision arithmetic uses QC as the carry input.

Priority Encoder

The priority encoder generates a binary-weighted code based on the location of the highest order ONE in its input word or byte. The operand to be prioritized may be AND-ed with a mask to eliminate certain bits from the priority encoding. This masking is performed by the logic unit.

In word mode, the output is a binary one if bit 15 is the first (unmasked) HIGH encountered, a binary two if bit 14 is the first HIGH and so on. If bit 0 is the only HIGH, the output of the priority encoder is binary 16. If no bits are HIGH, a binary zero is output.

In byte mode, only bits 7 through 0 are examined. Bit 7 HIGH produces a binary one, bit 6 a binary two, and so on. If bit 0 is the only HIGH, a binary eight is output; if no bits are HIGH, a binary zero is output.

Condition Code Generator and Multiplexer

The twelve condition code test signals are generated in this section. The multiplexer selects one of these twelve and places it at the CT output. The multiplexer is addressed by either using the Test Instruction or by using the bidirec-



tional T bus as an input. The test instruction specifies the test condition to be placed at the CT output, but it does not allow an ALU operation at the same time. Using the T bus as input, the CY7C9115, CY7C9116 and CY7C9117 may simultaneously test and execute an instruction. The test instruction lines (I_{4-0}) take precedence over I_{4-1} for testing status.

Status Register

The 8-bit status word is held by the status register. The status register is updated at the end of all instructions except NO-OP, Save Status, and Test Status, provided the status register enable (SRE) and instruction enable (IEN) are both LOW. The status register is inhibited from changing if either SRE or IEN are HIGH.

The lower four status bits are the ALU status: OVR (overflow), N (negative), C (carry), and Z (zero). The upper four bits are a link bit and three user-defined status bits (Flag1, Flag2, Flag3).

As stated above, when IEN and SRE are LOW, the status register is updated at the end of all instructions other than NO-OP, Save Status, and Test Status. The lower four status bits are updated under the above conditions, with the additional exception of when IEN and SRE are LOW and the Status Set/Reset instruction is performed on the upper four bits. When IEN and SRE are LOW, the upper four status bits are only changed during their corresponding Status Set/Reset instructions and during Status Load instructions in word mode. The Link-Status bit is also updated after every shift instruction.

The status register can be loaded via the internal Y bus; it can also be selected as a source for the internal Y bus. Loading the status register in word mode updates all eight bits of the status register. In byte mode, only the lower four bits are updated.

Using the status register as a source in the word mode loads all eight bits into the lower byte of the destination; the upper byte is zero-filled. In byte mode, the status register loads the lower byte of the destination; however the upper byte is unchanged. Interrupt and subroutine processing is facilitated by this store/load combination, which allows saving and restoring the status register. The lower four bits of the status register can be read directly by outputting them to the T₄₋₁ outputs. These outputs are enabled when OE_T is HIGH.

Output Buffers

Two sets of bidirectional buses exist on the CY7C9115 and CY7C9116. The bidirectional Y bus (16 bits) is controlled by \overline{OE}_Y . The three state outputs are enabled when \overline{OE}_Y is LOW, they are at high impedance when \overline{OE}_Y is HIGH. This will allow data to be input to the data latch from the external world. The second bidirectional bus is the four-bit T bus. These three state buffers are enabled by a HIGH on \overline{OE}_T , which will output the internal ALU status bits (OVR, N, C, Z). If \overline{OE}_T is LOW, the T outputs are at high impedance, and a test condition can be input on the T bus to determine the CT output.

The 7C9117 has separate Y bus output and Data Input buses. All other pins are functionally equivalent to the 7C9115 and 7C9116.

Pin Definitions

Signal Name	I/O	Description
	I/O	Data Input/Output. These bidirectional lines are used to directly load the 16-bit data latch when \overline{OE}_Y is HIGH. When \overline{OE}_Y is LOW, the arithmetic unit or the logic unit output data is output on Y_{15-0} .
Tie o	T	Instruction Word This 16-bit word selects the

- I₁₅₋₀ I Instruction Word. This 16-bit word selects the functions performed by the 7C9116. These lines are also used to input data when executing Immediate Instructions
- T₄₋₁ I/O Status Input/Output. These bidirectional pins are used to output the lower four status bits (OV_R, N, C, and Z) when OE_T is HIGH. When OE_T is LOW, these lines are used as inputs to generate the conditional test (CT) output.
- CT O Conditional Test. One of twelve condition code signals is selected by the condition code multiplexer to be placed on the CT output.

 CT = HIGH for a pass condition; CT = LOW for a fail condition.
- DLE I Data Latch Enable. The 16-bit data latch is transparent when DLE is HIGH and latched when DLE is LOW.
- IEN I Instruction Enable. The following occurs with IEN LOW: Data may be written into the RAM when the clock is LOW, the Accumulator can accept data during the clock LOW to HIGH transition, and the Status Register can be updated when SRE is LOW. If IEN is HIGH, CT is disabled as a function of the instruction inputs. IEN should be LOW during the first half of the first cycle of Immediate Instructions.
- SRE I Status Register Enable. The Status Register is updated at the end of all instructions except NO-OP, Save Status, and Test Status when SRE and IEN are both LOW. The Status Register is inhibited from changing when either SRE or IEN are HIGH.
- $\begin{array}{lll} \overline{OE}_Y & I & Y \ \mbox{Output Enable.} \ \ \mbox{This controls the } 16\mbox{-bit } Y_{15-0} \\ & I/O \ \mbox{port.} \ \ \mbox{When } \overline{OE}_Y \ \mbox{is LOW, the Y-outputs are} \\ & \mbox{enabled, when } \overline{OE}_Y \ \mbox{is HIGH, the Y outputs are} \\ & \mbox{disabled (high impedance).} \end{array}$
- OE_T I T Output Enable. The four bit T outputs are enabled when OE_T is HIGH: they are disabled (high impedance) when OE_T is LOW.
- CP I Clock Pulse. The RAM output latch is transparent when CP is HIGH; the RAM output is latched when CP goes LOW. If IEN is LOW and the current instruction specifies the RAM as the destination, then data is written into the RAM while CP is LOW. If IEN is LOW, the Accumulator and Status Register will accept data at the clock LOW to HIGH transition. The instruction latch becomes transparent upon exiting an Immediate Instruction during a LOW to HIGH clock transition.
- D₁₅₋₀ I These input lines are used to directly load the data latch.
- Y_{15-0} I/O These output lines are used to present the arithmetic unit or the logic unit output when \overline{OE}_Y is LOW. (CY7C9117 Y_{15-0} and output only)



Instruction Set

The instruction set of the CY7C9115, CY7C9116 and CY7C9117 is optimized for peripheral controller applications. It features: Bit Set, Bit Reset, Bit Test, Rotate and Merge, Rotate and Compare, and Cyclic-Redundancy-Check (CRC) generation, in addition to standard Single- or Two-Operand logical and arithmetic instructions. A single clock cycle will execute all but the Immediate Instructions which take 2 clock cycles.

The CY7C9115, CY7C9116 and CY7C9117 can operate in three different data modes: bit, byte and word (16 bits). The LSB of the word is used for Byte Mode. Also in Byte Mode when the status register is specified as the destination, only the LSH (OVR, N, C, Z) of the register is

updated. Save Status and Test Status instructions do not change the status register. During Test Status instructions the Y-bus (or D-bus for the CY7C9117) is undefined; the result is in the CT output.

The eleven instruction types outlined below are described in detail on the following pages.

Single-Operand Two-Operand Single Bit Shift

Rotate and Compare Prioritize

CRC Status No-Op

Rotate and Merge Bit-Oriented Rotate by n Bits

Table 1. Operand Source-Destination Combinations

	Table 1. Operand Sou							
Instruction Type	Opera	nd Combinatio	ons (Note 1)					
	Source	e (R/S)	Destination					
Single Operand	RAM (Note 2)	RAM					
SOR	A(CC	ACC					
SONR)	Y Bus					
	D(0		Status					
	D(9	SE)	ACC and					
]	-	Status					
)						
	Source (R)	Source (S)	Destination					
Two Operand	RAM	ACC	RAM					
TOR1	RAM	I	ACC					
TOR2	D	RAM	Y Bus					
TONR	D	ACC	Status					
	ACC	I	ACC and					
	D	I	Status					
	Source	e (U)	Destination					
Single Bit Shift	R.A	M	RAM					
SHFTR	AC	CC	ACC					
SHFTNR	AC	CC	Y Bus					
	l)	RAM					
	l r)	ACC					
	[)	Y Bus					
	Sourc	e (U)	Destination					
Rotate n Bits	R.A	M	RAM					
ROTR1	AC	CC	ACC					
ROTR2	r)	Y Bus					
ROTNR								
	Source	(R/S)	Destination					
Bit Oriented	R.A	M	RAM					
BOR1	AC	CC ,	ACC					
BOR2	r)	Y Bus					
BONR								
	Rotated		Non-Rotated					
	Source (U)	Mask (S)	Source/					
	Source (U)		Destination (R)					
Rotate and Merge	D	I	ACC					
ROTM	D	RAM	ACC					
ROTC	D	I	RAM					
	D	ACC	RAM					
	ACC	I	RAM					
	RAM	I	ACC					

Matan

- RAM cannot be used as source when both ACC and STATUS are designated as a DESTINATION.
- 3. OPERAND and MASK must be different sources.

Instruction Type	Opera	nd Combinatio	ons (Note 1)				
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)				
Rotate and Compare CDAI CDRI CDRA CRAI	D D D RAM	I I ACC I	ACC RAM RAM ACC				
	Source (R)	Mask (S)	S) Destination				
Prioritize (Note 3) PRT1 PRT2 PRTNR	RAM ACC D	RAM ACC I O	RAM ACC Y Bus				
	Data In	Destination	Polynominal				
Cyclic Redun- dancy Check CRCF CRCR	QLINK	RAM	ACC				
No Operation NOOP		_					
:		Bits Affect	ed				
Set Reset Status SETST RSTST SVSTR SVSTNR TEST		OVR, N, C LINK Flag1 Flag2 Flag3	, Z				
	So	urce	Destination				
Store Status	Sta	atus	RAM ACC Y Bus				
	Source (R)	Source (S)	Destination				
Status Load	D ACC	ACC I	Status Status and ACC				
-	D	I	<u> </u>				
Test Status	O O N O	n (CT) Z + C N LINK					
	OVR Flag1 Low Flag2 C Flag3						

If there is no division between the R/S operand or SOURCE and DESTINATION, the two are a given pair. If a division exists, any combination is possible.



OEy is assumed LOW for all cases, allowing ALU outputs on the Y- or D-bus.

Instructions are individually distinguished by using OP-CODES and 2 assigned quadrant bits. Four quadrants, 0 to 3, have been assigned to each instruction type in order to ease groupings of instructions and addressing modes.

Single Operand Instructions

Each Single Operand Instruction contains four designators:

- 1. Mode (Byte or Word)
- 2. Opcode
- 3. Source
- 4. Address or Destination

These designators are divided into two basic categories, those which use RAM addresses and those that do not.

The instruction formats shown below are unique for each category. In both cases the desired operation, controlled by the instruction inputs, is performed on the source with the result either placed on the Y-bus or stored in the destination or both. The functions of Extending Sign Bit (D(SE)) and Binary Zero (D(OE)) over 16 bits in the Word Mode are available for cases where 8-bit to 16-bit conversion is necessary. The functions performed using Single Operand instructions update the LSB of the Status Register (OVR, N, C, Z) but do not effect the MSB (FLAG1, FLAG2, FLAG3, LINK). Single Operation instructions are limited when both the ACC and Status Register are the destination, the source cannot be RAM.

Single	Operand	Field	Definitions	
SHIZIE	Oberaniu	rieiu	Deminions	

		51	ngre Ol	reraiiu i	reig E	CTIMITOR	OHS		
	15	14	13	12	9	8	5	4	0
SOR	B/W	Quad	lrant	Opc	ode	SRC	C-Dest	RAM	Address
	15	14	13	12	9	8	5	4	0
SONR	B/W	Quad	irant	Opc	ode	S	RC	Des	tination

Single Operand Instruction Set

	15	14 13	12 9	8 5	4 0
Instruction ^[1]	B/W[2]	Quad ^[3]	Opcode	R/S[4] Dest[4]	RAM Address/Destination
			1100 MOVE SRC → Dest	0000 SORA RAM ACC	00000 R00 RAM Reg 00
	İ		1101 COMP $\overline{SRC} \rightarrow Dest$	0010 SORY RAM Y Bus	
			1110 INC SRC + 1 \rightarrow Des	0011 SORS RAM Status	11111 R31 RAM Reg 31
			1111 NEG SRC + 1 → Des	0100 SOAR ACC RAM	
SOR	0 = B	10		0110 SODR D RAM	•
	$1 = \mathbf{W}$			0111 SOIR I RAM	
			•	1000 SOZR O RAM	
1	1			1001 SOZER D(OE) RAM	
				1010 SOSER D(SE) RAM	1
				1011 SORR RAM RAM	
Instruction	B/W	Quad	Opcode	R/S ^[4]	Destination
			1100 MOVE SRC → Dest	0100 SOA ACC	00000 NRY Y Bus
			1101 COMP $\overline{SRC} \rightarrow Dest$	0110 SOD D	00001 NRA ACC
SONR	$0 = \mathbf{B}$		1110 INC SRC + 1 \rightarrow Des	0111 SOI I	00100 NRS Status ^[5]
	1 = W	11	1111 NEG SRC + 1 → Des	1000 SOZ O	00101 NRAS ACC, Status ^[5]
	1			1001 SOZE D(OE)	
1	1			1010 SOSE D(SE)	

Notes.

- 1. Instruction mnemonic.
- 2. B = Byte Mode, W = Word Mode.
- 3. Quadrant subdivides instuctions into categories.

- 4. R = Source; S = Source; Dest = Destination.
- 5. Status is destination,

Status i \leftarrow Yi i = 0 to 3 (byte mode)

i = 0 to 7 (word mode)

Y Bus and Status

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	z
SOR	СОМР	$\overline{SCR} \rightarrow Dest$	1 = W	$Y \rightarrow \overline{SRC}$	NC	NC	NC	NC	0	U	0	U
SONR	INC	$SCR + 1 \rightarrow Dest$	0 = B	$Y \rightarrow SRC + 1$	NC	NC	NC	NC	U	U	U	U
	MOVE	SCR → Dest		$Y \rightarrow SRC$	NC	NC	NC	NC	0	U	0	U
	NEG	$\overline{SCR} + 1 \longrightarrow Dest$		$Y \rightarrow SRC + 1$	NC	NC	NC	NC	U	U	U	U

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified



Each Two Operand Instruction is constructed of 5 fields:

- 1. Mode (Byte or Word)
- 2. Opcode
- 3. R Source
- 1. S Source
- 5. Address or Destination

These instructions are further divided into those using RAM addresses and those that do not. The first type uses two formats which differ only by quadrant designator.

Functions are performed on the specified R and S sources and results are stored in the specified destination and/or placed on the Y-bus. Arithmetic functions update the least significant nibble of the Status Register (OVR, N, C, Z) while logical functions affect only the N and Z bits. Execution of logical functions clear the OVR and C bits of the Status Register.

			Two	Operand Fi	eld Definition	ons			
	15	14	13	12	9	8	5	4	0
TOR1	B/W	Quad	irant	SRC-SR	C, Dest	Opc	ode	RAM	Address
	15	14	13	12	9	8	5	4	0
TOR2	B/W	Quad	irant	SRC-SR	C, Dest	Opc	ode	RAM	Address
	15	14	13	12	9	8	5_	4	0
TONR	B/W	Quad	irant	SRC-SR	C, Dest	Opc	ode	Dest	ination

Two Operand Instruction Set

Instruction	B/W	Quad			R [1]	S[1]	Dest[1]		Opcode	,		RAM	Address
	0 = B	00	0000	TORAA			ACC	0000	SUBR	S minus R	00000	R00	RAM Reg 00
	1 = W	1	0010	TORIA	RAM		ACC	0001	SUBRC ^[2]	S minus R			
į		[0011	TODRA		RAM	ACC			with carry	11111	R31	RAM Reg 31
		1	1000	TORAY			Y Bus		SUBS	R minus S			
1		ļ	1010	TORIY	RAM		Y Bus	0011	SUBSC ^[2]	R minus S			4
			1011	TODRY	_	RAM	Y Bus	0400		with carry			
TO 1		}	1100	TORAR		ACC	RAM		ADD	R plus S			
TOR1]	1110	TORIR	RAM	I	RAM	0101	ADDC	R plus S			
	1	Ì	1111	TODRR	D	KAM	RAM	0110	4.3375	with carry			
		l	l						AND	$\frac{R \bullet S}{R \bullet S}$			
								1000	NAND EXOR	R + S			
		1	}						NOR	$\frac{R+S}{R+S}$			
								1010		R+S			Į.
		1							EXNOR	R OS			
Instruction	B/W	Quad			R[1]	S[1]	Dest[1]		Opcode)]	RAM	Address
	0 = B						D 4 3 5		GT 175 75	·	2222		D 4 3 / D 00
	U – D	10	0001	TODAR	D	ACC	RAM	0000	SUBR	S minus R	00000	R00	RAM Reg 00
	1 = W	10	0001	TODAR	D ACC	ACC I	RAM RAM	0000	SUBRC ^[2]	S minus R S minus R	00000	R00	KAM Reg 00
	-	10			_			0001	SUBRC ^[2]		11111		RAM Reg 00 RAM Reg 31
	-	10	0010	TOAIR	ACC	I	RAM	0001	SUBRC ^[2] SUBS	S minus R			
	-	10	0010	TOAIR	ACC	I	RAM	0001	SUBRC ^[2]	S minus R with carry R minus S R minus S			
	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011	SUBRC ^[2] SUBS SUBSC ^[2]	S minus R with carry R minus S R minus S with carry			
	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100	SUBRC ^[2] SUBS SUBSC ^[2] ADD	S minus R with carry R minus S R minus S with carry R plus S			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100	SUBRC ^[2] SUBS SUBSC ^[2]	S minus R with carry R minus S R minus S with carry R plus S R plus S			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100 0101	SUBRC ^[2] SUBS SUBSC ^[2] ADD ADDC	S minus R with carry R minus S R minus S with carry R plus S R plus S with carry			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100 0101 0110	SUBRC ^[2] SUBS SUBSC ^[2] ADD ADDC AND	S minus R with carry R minus S R minus S with carry R plus S R plus S with carry R • S			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100 0101 0110 0111	SUBRC ^[2] SUBS SUBSC ^[2] ADD ADDC AND NAND	S minus R with carry R minus S R minus S with carry R plus S R plus S with carry R Plus S with carry R • S R • S			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100 0101 0110 0111 1000	SUBRC ^[2] SUBS SUBSC ^[2] ADD ADDC AND NAND EXOR	S minus R with carry R minus S R minus S with carry R plus S R plus S with carry R • S R • S R • S			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100 0101 0110 0111 1000 1001	SUBRC ^[2] SUBS SUBSC ^[2] ADD ADDC AND NAND EXOR NOR	S minus R with carry R minus S R minus S with carry R plus S R plus S with carry R • S R • S R • S R + S			
TOR2	-	10	0010	TOAIR	ACC	I	RAM	0001 0010 0011 0100 0101 0111 1000 1001 1010	SUBRC ^[2] SUBS SUBSC ^[2] ADD ADDC AND NAND EXOR	S minus R with carry R minus S R minus S with carry R plus S R plus S with carry R • S R • S R • S			

Notes:

Dest = Destination

2. For subtraction the carry is interpreted as borrow.

^{1.} R = Source

S = Source



Two Operand Instruction Set

Instruction	B/W	Quad			R[1]	S[1]		Opc	ode		Desti	nation
	0 = B	11	0001	TODA	D	ACC	0000	SUBR	S minus R	00000	NRY	Y Bus
	$1 = \mathbf{w}$	Į.	0010	TOAI	ACC	I	0001	SUBRC	S minus R with	00001	NRA	ACC
			0101	TODI	D	I	ļ		carry	00100	NRS	Status[2]
Î	1	ĺ					0010	SUBS	R minus S	00101	NRAS	ACC, Status ^[2]
TONR	ļ		ļ				0011	SUBSC	R minus S with	1		
							ĺ		carry	ł		
}	}	ļ	1				0100	ADD	R plus S	ļ		
			1				0101	ADDC	R plus S with			
i	İ	ì	1				ł		carry)		
ļ							0110	AND	R • S	1		
	[[ĺ				0111	NAND	$\overline{R \bullet S}$	ł		
ļ		ļ					1000	EXOR	R ⊕ S			
ì		ì					1001	NOR	R + S	1		
	Į.	}					1010	OR	R + S	ļ		
	_		Ì				1011	EXNOR	$\overline{R} \oplus \overline{S}$			

Notes:

- 1. R = Source
- S = Source
- 2. Status is destination,
 - Status i \leftarrow Yi, i = 0 to 3 (byte mode)
 - i = 0 to 7 (word mode)
- 3. For subtraction the carry is inverted.

Y Bus and Status Contents

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
	ADD	R plus S	$0 = \mathbf{B}$	$Y \leftarrow R + S$	NC	NC	NC	NC	U	U	U	U
	ADDC	R plus S with carry	$1 = \mathbf{w}$	$Y \leftarrow R + S + QC$	NC	NC	NC	NC	U	U	U	U
	AND	R • S		$Y \leftarrow R_i AND S_i$	NC	NC	NC	NC	0	U	0	U
	EXOR	R ⊕ S		$Y_i \leftarrow R_i \text{ EXOR } S_i$	NC	NC	NC	NC	0	U	0	U
TOR1	EXNOR	R ⊕ S		$Y_i \leftarrow R_i \text{ EXNOR } S_i$	NC	NC	NC	NC	0	0	0	U
TOR2	NAND	R●S		$Y_i \leftarrow R_i \text{ NAND } S_i$	NC	NC	NC	NC	0	U	0	U
TONR	NOR	$\overline{R} + \overline{S}$		$Y_i \leftarrow R_i \text{ NOR } S_i$	NC	NC	NC	NC	0	U	0	U
	OR	R + S		$Y_i \leftarrow R_i OR S_i$	NC	NC	NC	NC	0	U	0	U
	SUBR	S minus R		$Y \leftarrow S + \overline{R} + 1$	NC	NC	NC	NC	U	U	U	U
	SUBRC	S minus R with carry		$Y \leftarrow S + \overline{R} + QC$	NC	NC	NC	NC	U	U	Ü	U
	SUBS	R minus S		$Y \leftarrow R + \overline{S} + 1$	NC	NC	NC	NC	U	U	U	U
	SUBSC	R minus S with carry		$Y \leftarrow R + \overline{S} + QC$	NC	NC	NC	NC	U	U	U	U

U = Update NC = No Change

0 = Reset1 = Set

Single Bit Shift Instructions

Single Bit Shift Instructions are constructed of four fields:

- 1. Mode (Byte or Word)
- 2. Direction (up or down) and shift linkage
- 3. Source
- 4. Destination

These instructions are further divided into those using RAM addresses and those that do not. The shift linkage indicator indicates what is to be loaded into the vacant bit. During a shift up the LSB may be loaded with a zero, one or with the link status bit (QLINK), while the MSB is shifted into the QLINK bit. During a shift down, the MSB is loaded with a zero, one, the Status Carry bit (QC), the Exclusive-Or of the Negative-Status bit and the Overflow-Status bit (QN @ QOVR), or the Link-Status bit. The Status Register's N and Z bits are updated, while the OVR and C bits are reset. Shift down with QN ⊕ QOVR can be used in Two's Complement Multiplication.

i = 0 to 15 when not specified


Single Bit Shift Instructions (Continued)

Single Bit Shift Field Definitions

	15	14	13	12	9	8	:	5	4 ()
SHFTR	B/W	Quadra	nt	SRC-	Dest		Opcode		RAM Address	
SHFTNR	B/W	Quadra	nt	Sou	rce		Opcode	T	Destination	٦

Shift Up Function

Shift Down Function



Single Bit Shift Instruction Set

Instruction	B/W	Quad			U[1]	Dest[1]		О	pcode		RAM	Addres	s/Destination
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR		RAM RAM	0000 0001 0010 0100 0101 0110 0111	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC	Up Up Up Down Down Down Down		00000	٠.	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad			U[1]		1000	SHDNOV	Down	QN# QOVR		Desti	nation
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D			SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC	Down	1 QLINK	00000 00001	NRY NRA	Y-Bus ACC

Note:

1. U = Source Dest = Destination

Y Bus and Status

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
SHR SHNR	SHUPZ SHUP1	Up 0 Up 1		$Y_i \leftarrow SRC_{i-1}, i = 1 \text{ to } 15;$ $Y_0 \leftarrow Shift Input$	NC	NC	NC	SRC ₁₅ •	0	SRC ₁₄	0	U
	SHUPL	Up QLINK	0 = B	$Y_i \leftarrow SRC_{i-1}, i = 1 \text{ to 7};$ $Y_0 \leftarrow Shift Input;$ $Y_8 \leftarrow SRC_7, Y_i \leftarrow SRC_{i-9}$ for $i = 9 \text{ to 15}$	NC	NC	NC	SRC7*	0	SRC ₆	0	U
	SHDNZ SHDN1	Down 0 Down 1	1 = W	$Y_i \leftarrow SRC_{i+1}, i = 0 \text{ to } 14;$ $Y_{15} \leftarrow Shift Input$	NC	NC	NC	SRC _{0*}	0	Shift Input	0	U
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN # QOVR	$\Omega = \Omega$	$Y_i \leftarrow SRC_{i+1}, i = 0 \text{ to } 6;$ $Y_i \leftarrow SRC_{i-7}, i = 8 \text{ to } 14;$ $Y_{7,15} \leftarrow Shift Input$	NC	NC	NC	SRC ₀ *	0	Shift Input	0	U

*Shifted output is loaded into the QLINK. SRC = Source 0 = 0 = Reset

U = Update

1 = Set

NC = No Change

i = 0 to 15 when not specified



Bit-Oriented Instructions

Bit-Oriented Instructions are constructed from four fields:

- 1. Mode (Byte or Word)
- 2. Operation
- 3. Source or Destination
- 4. Bit position operated on (0 = LSB)

These instructions are further divided into those using RAM addresses and those that do not. The specified function operates on the given source and the result is stored in the specified destination and/or on the Y-bus.

Set Bit n: Forces the nth bit to ONE without affecting other bit positions.

Reset Bit n: Forces the nth bit to ZERO without affecting other bit positions.

Test Bit n: Sets the Z status bit to the state of bit n.

Load 2ⁿ: Loads ZERO in bit position n and sets all other bits.

Load 2^n : Loads ONE in bit position n and clears all other bits.

Increment 2n: Adds 2n to the operand.

Decrement 2n: Subtracts 2n from the operand.

Load, Set, Reset and Test instructions update N and Z status bits while forcing OVR and C bits to ZERO. Arithmetic operations affect the entire lower nibble of the Status Register (OVR, C, N, and Z).

Bit Oriented Field Definitions

			10 0110110			TILL OF CASE		
	15	14	13 12		98		5 4	0
BOR1	B/W	Quadra	nt	N		Opcode	RAM Address	s
	15	14	13 12		98		54	0
BOR2	B/W	Quadra	ınt	N		Opcode	RAM Address	s
	15	14	13 12		98		5 4	0
BONR	B/W	Quadra	int	N		1100	Opcode	

Bit Oriented Instruction Set

Instruction	B/W	Quadrant	n		Opcode		RA	M Address
BOR1	0 = B 1 = W	11	0 to 15	1110 RSTNR	Set RAM, bit n Reset RAM, bit n Test RAM, bit n	00000 11111		RAM Reg 00 RAM Reg 31
Instruction	B/W	Quadrant	n	Opcode			RA	M Address
BOR2	$0 = \mathbf{B}$ $1 = \mathbf{W}$	10	0 to 15	1101 LDC2NR 1110 A2NR	$2^n \longrightarrow RAM$ $\overline{2^n} \longrightarrow RAM$ $RAM \text{ plus } 2^n \longrightarrow RAM$ $RAM \text{ minus } 2^n \longrightarrow RAM$	00000		RAM Reg 00 RAM Reg 31
Instruction	B/W	Quadrant	n		Opcode			Opcode
BONR	0 = B 1 = W	11	0 to 15	1100		00001 00010 00100 00101 00111 00111 10000 10001 10010 10100 10101	TSTNA RSTNA RSTNA SETNA A2NA S2NA LD2NA LDC2NA TSTND RSTND SETND A2NDY S2NDY LS2NY LDC2NY	Test D, bit n Reset D, bit n Set D, bit n D plus $2^n \longrightarrow Y$ Bus D minus $2^n \longrightarrow Y$ Bus



Rotate By n Bits Instructions

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator

specifies the number of bit positions the source is to be rotated up (0 to 15), and the result is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 5. In the Word mode, all 16-bits are rotated up; while in the Byte mode, only the lower 8-bits (0-7) are rotated up. In the Word Mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

Rotate By n Bits Field Definitions

	15	14	13 12 9 8		5 4 0
ROTR1	B/W	Quadrant	n	SRC-Dest	RAM Address
ROTR2	B/W	Quadrant	n	SRC-Dest	RAM Address
ROTNR	B/W	Quadrant	n	1100	SRC-Dest

Rotate by n Example

EXAMPLE: n = 4,	Word Mo	de		
Source	0001	0011	0111	1111
Destination	0011	0111	1111	0001
EXAMPLE: $n = 4$,	Byte Mod	le		
Source	0001	0011	0111	1111
Destination	0001	0011	1111	0111

Rotate By n Bits Instruction Set

Instruction	B/W	Quadrant	n			U[1]	Dest ^[1]		RAM Address		
ROTR1	$0 = \mathbf{B}$ $1 = \mathbf{W}$	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00 R31	RAM F	Ü
Instruction	B/W	Quadrant	n			U[1]	Dest[1]	RAM Address			
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000 11111	R00 R31	RAM F	Ü
Instruction	B/W	Quadrant	n							U[1]	Dest ^[1]
ROTNR	0 = B 1 = W	11	0 to 15	1100		-		11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note:

1. U = Source Dest = Destination

Y Bus and Status

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
ROTR1		1 = W	$Y_i \leftarrow SRC_{(i-n)mod16}$	NC	NC	NC	NC	0	SRC _{15-n}	0	U
ROTR2 ROTNR		$0 = \mathbf{B}$	$Y_i \leftarrow SRC_{i+8} = SRC_{(i-n)mod8}$ for i = 0 to 7	NC	NC	NC	NC	0	SRC _{6-n}	0	U

SRC = Source

U = No Change

0 = Reset1 = Set

i = 0 to 15 when not specified



Rotate and Merge Instructions


Each Rotate and Merge instruction consists of five fields:

- 1. Mode (Byte or Word)
- 2. Rotated Source (U)
- 3. Non-Rotated Source (R)
- 4. Mask Location (S)
- 5. Number of bits Rotated (n)

The shift register rotates source U up n places. ANDing with the mask causes any bit i to be passed from the rotated source that corresponds to a set bit in mask position i. The R input is not shifted, but is masked by the compliment of mask S, so that a ZERO in mask bit i will pass bit i of R. The ORed result is stored in register R. Rotate and Merge operations update the N and Z status bits, while clearing the OVR and C bits.

0085-10

Rotate and Merge Function



Rotate and Merge Field Definitions

	15	14	13 12	9	8	5 4	0
ROTM [B/W	Quadran	t	n	U,R,S	RAM	Address
	EXAM	IPLE: n =	4, Word	Mode			
	τ	Ţ	0011	000	1 0101	0110	
	R	totated U	0001	010	1 0110	0011	
	R		1010	101	0 1010	1010	
	N	Iask (S)	0000	111	1 0000	1111	

Rotate and Merge Instruction Set

1010

0101

1010

0011

Destination

Instruction	B/W	Quadrant	n			U[1]	R/Dest[1]	S[1]	RAM Address		Address
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I I	00000	R00 R31	RAM Reg 00 RAM Reg 31

Note:

U = Rotated Source
 R/Dest = Non-Rotated Source/Destination

S = Mask

Y Bus and Status

Instruction	Opcode	B/W	B/W Y-Bus		Flag2	Flag1	LINK	OVR	N	C	Z
ROTM		1 = W	$Y_i \leftarrow (\text{Non Rot Op})_i * (\overline{\text{mask}})_i + (\text{Rot Op})_{(i-n) \text{mod } 16} * (\overline{\text{mask}})_i$	NC	NC	NC	NC	0	U	0	U
ROTM	0 = B	0 = B	$Y_i \leftarrow (\text{Non Rot Op})_i * (\overline{\text{mask}})_i + (\text{Rot Op})_{(i-n) \mod 8} * (\overline{\text{mask}})_i$	NC	NC	NC	NC	0	U	0	U

U = Update NC = No Change 0 = Reset

1 = Set




Rotate and Compare Instructions

The five fields of the Rotate and Compare instructions are:

- 1. Mode (Byte or Word)
- 2. Rotated Source (U)
- 3. Non-Rotated Source (R)
- 4. Mask (S)
- 5. Number of bits Rotated (n)

Input U is rotated n bits, ANDed with the inversion of S and compared with the input R ANDed with the inversion of S. Thus, a zero in the mask S will allow that bit of both inputs to be compared. The Z bit of the Status Register is set if the comparison passes, and reset if it does not. OVR and C bits are reset in the Status Register.



0085-11

Rotate and Compare Field Definitions

	15	14 13	12	98	5 4	0
ROTC	B/W	Quadrant	n	U	J,R,S	RAM Address

EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0001	0101	1111	1111
Z (Status) = 1				

Rotate and Compare Instruction Set

Instruction	B/W	Quad	n			U[1]	R ^[1]	S[1]		RAM A	Address
ROTC	0 = B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I I ACC I	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31

Note:

1. U = Rotated Source
R = Non-Rotated Source

S = Mask

V Rus and Status

			I Dus and Stat	us							
Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
		$1 = \mathbf{W}$	$Y_i \leftarrow (\text{Non Rot Op})_{i^*} (\overline{\text{mask}})_i \oplus (\text{Rot Op})_{(i-n) \mod 16^*} (\overline{\text{mask}})_i$	NC	NC	NC	NC	0	U	0	U
ROTC		0 = B	$Y_i \leftarrow (\text{Non Rot Op})_{i^*} (\overline{\text{mask}})_i \oplus (\text{Rot Op})_{(i-n) \mod 8^*} (\text{mask})_i$	NC	NC	NC	NC	0	U	0	U

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified




Prioritize Instruction

The four fields of the Prioritize instruction are:

- 1. Mode (Byte or Word)
- 2. Mask Source (S)
- 3. Operand Source (R)
- 4. Destination

The inverted mask, S is ANDed with R. A "one" in S prohibits that bit from participating in the priority encoding. From the 16-bit input, the priority encoder outputs a 5-bit binary weighted code indicating the bit-position of the highest priority active bit. If there are no active bits, the output is zero. See Figure for operation in both word and byte mode. Using Prioritize updates the N and Z bits of the Status Register, and forces C and OVR to zero. This instruction is limited in that the operand and the mask must be different sources.

Prioritize Function



0085-12

Prioritize Instruction Field Definitions

15 1	4 1	3 12 9	8 5	54 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
B/W	Quad	Mask (S)	Source (R)	Destination

Word	Mode	Byte N	1ode
Highest Priority	Encoder	Highest Priority	Enco

	Highest Priority Bit Active	Encoder Output	Highest Priority Bit Active	Encoder Output
	None	0	None	0
1	15	1	7	1
	14	2	6	2
	*	*	*	*
	*	*	*	*
	1	15	1	7
	-0	16	. 0	8

*Bits 8 through 15 not available.

Prioritize Instruction

Instruction	B/W	Quad		Destination	n		Source (R)	RA	M Addres	s/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PRIY PRIR	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S)) .		Destinatio	n	RAN	Addres	s/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC O I	0000 0010	PR2A PR2Y	ACC Y Bus	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S))		Source (R)	RAN	I Address	/Destination
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC O I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S)			Source (R)		Destin	ation
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC O I	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC



Y Bus and Status-Prioritize Instruction

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
PRT1 PRT2		1 = W	$Y_i \leftarrow \text{CODE (SCR}_{n^* \overline{\text{mask}_n})};$ $Y_m \leftarrow 0; i = 0 \text{ to } 4 \text{ and } n = 0 \text{ to } 15$ m = 5 to 15	NC	NC	NC	NC	0	U	0	U
PRT3 PRTNR		$0 = \mathbf{B}$	$Y_i \leftarrow \text{CODE (SCR}_{n^* \overline{\text{mask}_n})};$ $Y_m \leftarrow 0; i = 0 \text{ to } 3 \text{ and } n = 0 \text{ to } 7$ m = 4 to 15	NC	NC	NC	NC	0	U	0	U

*QLINK is loaded with the shifted out bit from the checksum register.

SRC = Source U = Update NC = No Change 0 = Reset1 = Set

i = 0 to 15 when not specified

CRC Instruction


The single designator for this instruction is the address of the RAM location that is used as the check sum register. Two CRC instructions, CRC Forward and CRC Reverse, are available. These instructions give the procedure for determining the check bits in a CRC calculation. Since the CRC standards do not specify which data bit is transmitted first, the MSB or the LSB, both Forward and Reverse op-

tions are available to the user. The process for generating the check bits for the CRC Forward and Reverse operations are illustrated in the figures below. The ACC is used as a polynomial mask while the RAM contains the partial sum and eventually the final check sum. The serial input comes from the QLINK bit of the Status Register. Status Register bits OVR and C are forced to zero while LINK, N and Z bits are updated.

Cyclic-Redundancy-Check Definitions

	15	14 13	12	98	5 4	0
CRCF	1	Quadrant	0110	0011	RAM	Address
CRCR	1	Quadrant	0110	1001	RAM	Address

CRC Forward Function




0085-13

0085-14



Instruction Set (Continued)

CRC Reverse Function



*This bit must be transmitted first.

Cyclic Redundancy Check Instruction Set

Instruction	B/W	Quad				RAM Add	ress
					00000	R00	RAM Reg 00
CRCF	1	10	0110	0011			
					11111:	R31	RAM Reg 31
Instruction	B/W	Quad				RAM Add	ress
					00000	R00	RAM Reg 00
CRCR	1	10	0110	1001			
					11111	R31	RAM Reg 31

Y Bus and Status

Instruction	Opcode	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
CRCF		1 = W	$Y_i \leftarrow [(QLINK \oplus RAM_{15}) \cdot ACC_i]$ $\oplus RAM_{i-1} \text{ for } i = 15 \text{ to } 1$ $Y_0 \leftarrow [(QLINK \oplus RAM_{15}) \cdot ACC_0] \oplus 0$	NC	NC	NC	RAM ₁₅ *	0	U	0	U
CRCR			$Y_i \leftarrow [(QLINK \oplus RAM_0) \cdot ACC_i]$ $\oplus RAM_{i+1} \text{ for } i = 14 \text{ to } 0$ $Y_{15} \leftarrow [(QLINK \oplus RAM_0) \cdot ACC_{15}] \oplus 0$	NC	NC	NC	RAM ₀ *	0	U	0	U

*QLINK is loaded with the shifted out bit from the checksum register.

U = Update NC = No Change 0 = Reset 1 = Set

i = 0 to 15 when not specified



Status Instructions

7	6	5	4	3	2	1	0
Flag3	Flag2	Flag1	Link	OVR	N	С	Z

Set Status: Specifies which bits in the Status Register are to be set.

Reset Status: Specifies which bits in the Status Register are to be cleared.

Store Status: Indicates byte or word and the destination nto which the processor status is saved. The register is always stored in the low byte of the destination. The high byte is unchanged for RAM storage and is loaded with zeroes for ACC storage.

Load Status: Imbedded in the Single- and Two-Operand Instructions.

Test Status: Instructions specify which of the 12 possible test conditions are to be placed on the conditional test output. In addition to the 8 status bits, four logical functions may be selected: $N \oplus OVR$, $(N \oplus OVR) + Z$, $Z + \overline{C}$, and LOW. These functions are useful in testing two's complement and unsigned number arithmetic operations.

SVSTNR B/W

The status register may also be tested via the T bus as shown below. The instruction lines I_1 thru I_4 have bus priority for testing the status register on the CT output.

T4 L4	T3 I3	T ₂ I ₂	T ₁ I ₁	СТ
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N # OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW
0	1	0	1	С
0	1	1	0	Z + Ĉ
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	- 0	1	1	Flag3

Destination

				Status			
	15 14		13 12		98		5 4
SETST	0	Quad		1011		1010	Opcode
RSTST	0	Quad		1010		1010	Opcode
SVSTR	B/W	Quad		0111		1010	RAM Addres

0111
Status Instruction Set

1010

Quad

			Statu	s Instruction	1 Set				
Instruction	B/W	Quad				Орс	ode		
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3		
Instruction	B/W	Quad				Opco			
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3		
Instruction	B/W	Quad				RAM Address/Destination			
SVSTR	0 = B 1 = W	10	0111	1010	00000	R00 R31	RAM Reg 00 RAM Reg 31		
Instruction	B/W	Quad				Destin	ation		
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC		
Instruction	B/W	Quad				Opcode	(CT)		
Test	0	11	1001	1010	00000 00010 00100 00110 01000 01010 01110 10000 10010 10100	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3	Test (N \oplus OVR) + 2 Test N \oplus OVR Test Z Test OVR Test LOW Test C Test Z + \bar{C} Test N Test LINK Test Flag1 Test Flag2 Test Flag3		

Note: $\overline{\text{IEN}}$ * test status instruction has priority over T_{1-4} instruction.



Y Bus and Status

Instruction	Opcode	Description	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
	RONCZ	Reset OVR, N, C, Z	$0 = \mathbf{B}$	$Y_i \leftarrow 0 \text{ for } i = 0 \text{ to } 15$	NC	NC	NC	NC	0	0	0	0
	RL	Reset LINK			NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1			NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2			NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3			0	NC	NC	NC	NC	NC	NC	NC
	SONCZ	Set OVR, N, C, Z	0 = B	$Y_i \leftarrow 1 \text{ for } i = 0 \text{ to } 15$	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK			NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1			NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2			NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3		1 11	1	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	$Y_i \leftarrow \text{Status for } i \leftarrow 0 \text{ to } 7;$ $Y_i \leftarrow 0 \text{ for } i = 8 \text{ to } 15$	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test (N⊕OVR)			NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z			NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR			NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW		:	NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C			NC	NC	NC	NC	NC	NC	NC	NC
Test	TZC	Test $Z + \overline{C}$			NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N			NC	NC	NC	NC	NC	NC	NC	NC
ì	TL	Test LINK		,	NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1			NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2			NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3			NC	NC	NC	NC	NC	NC	NC	NC

U = Update NC = No Change 0 = Reset 1 = Set

*In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

No-Op Instruction

The No-Op Instruction does not affect any internal registers; the Status Register, RAM register and AC register are left unchanged. The 16-bit opcode is fixed.

No Operation Field Definition

	15	14 13	12 9	8 5	4 0)
No-Op	0	11	1000	1010	00000	1

No-Op Instruction

Instruction	B/W	Quad			
No-Op	0	11	1000	1010	0000

Y Bus and Status

Instruction	Opcode .	B/W	Y-Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
No-Op		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC
*Y-Bus is undefine	d.	0 = Re	eset								

1 = Set

i = 0 to 15 when not specified

^{**}Y-Bus is Undefined.

SRC = Source U = Update NC = No Change

i = 0 to 15 when not specified



Electrical Characteristics Over Commercial and Military Operating Range VCC Min. = 4.5V, VCC Max. = 5.5V

Parameters	Desc	ription	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Vo	ltage	$V_{CC} = Min.$ $I_{OH} = -1.6 \text{ mA}$	2.4		v
V _{OL}	Output LOW Vol	tage	$V_{CC} = Min.$ $I_{OL} = 16 \text{ mA}$		0.4	v
V _{IH}	Input HIGH Volt	age		2.0	V _{CC}	v
v_{iL}	Input LOW Voltage		:	·	0.8	v
I _{IX}	Input Leakage Current		$V_{SS} \le V_{IN} \le V_{CC}$ $V_{CC} = Max.$	-10	+ 10	μΑ
I _{OZ}	Output Leakage Current		V _{CC} = Max.		+ 10	μA
1 02	Output Deakage C		$V_{OUT} = V_{SS}$ to V_{CC}	-10		μΑ
I _{SC}	Output Short Circuit Current ^[1]		$V_{CC} = Max.$ $V_{OUT} = 0V$		-85	mA
I _{CC} (Q1) ^[2]	Supply Current	Commercial	$V_{SS} \le V_{IN} \le V_{IL}$ or		126	mA
100(Q1):	(Quiescent)	Military	$V_{IH} \le V_{IN} \le V_{CC}; \overline{OE}_Y = HIGH$		145	
	Supply Current	Commercial	$V_{IN} = V_{CC}$ or GND		68	mA
I _{CC} (Q2)	(Static)	Military	$V_{CC} = Max.$ $I_{OPER} = 0 \mu A$		78	mA
I _{CC} (Max.) ^[2]	Supply Current	Commercial	$V_{CC} = Max., f_{CLK} = 10 MHz$		145	mA
1(((111ax.))-1	Supply Current	Military	$\overline{OE}_{Y} = HIGH$		166	


Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz	5	рF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	7	P1

Notes:

- 1. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- 2. To calculate I_{CC} at any given frequency, use $I_{CC}(Q_1) + I_{CC}(A.C.)$ where $I_{CC}(Q_1)$ is shown above and $I_{CC}(A.C.) = 1.9$ mA/MHz \times Clock Frequency for the Commercial temperature range. $I_{CC}(A.C.) = 2.1$ mA/MHz \times Clock Frequency for Military temperature range.
- 3. Tested on a sample basis.

Output Loads Used for AC Performance Characteristics



- 1. $C_L = 50 \ \mathrm{pF}$ includes scope probe, wiring and stray capacitance.
- 2. $C_L = 5$ pF for output disable tests.



Commercial Switching Characteristics

Guaranteed Commercial Range A.C. Performance Characteristics ($T_A = 0$ °C to +70°C, $V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF)

Combinational Propagation Delays (ns)

To Output From Input		Y ₀₋₁₅			T ₁₋₄		CT			
CY7C9116 CY7C9117	35	45	65	35	45	65	35	45	65	
I ₀₋₄ (ADDR)	35	45	65	35	52	73		1		
I ₀₋₁₅ (DATA)	35	45	65	35	52	73				
I ₀₋₁₅ (INST)	35	45	65	35	52	73	20	29	30	
DLE*	20	32	55	30	32	55				
T ₁₋₄							15	25	27	
CP	30	32	60	30	32	66	25	25	37	
Y ₀₋₁₅	20	32	53	30	32	53				
ĪĒŇ							15	25	25	

^{*}DLE is guaranteed by other tests.

Enable/Disable Times (ns) (C_L = 5 pF, Disable Only)

		}	Enable						Disable						
From Input	To Output	T_{PZH}			T_{PZL}				$T_{ m PHZ}$			T _{PLZ}			
ınput	Output	35	45	65	35	45	65	35	45	65	35	45	65		
\overline{OE}_{Y}	Y0-Y15	18	20	22	18	20	22	18	20	22	18	20	22		
OET	T ₁ -T ₄	15	20	22	15	20	22	15	20	22	15	20	22		

Clock and Pulse Requirements (ns)

Input	1	Minimum Low Tim	e	Minimum High Time					
Input	35	45	65	35	45	65			
СР	15	15	20	15	15	15			
DLE				15	15	15			
ĪĒÑ	15	15	20						



Set-up and Hold Times (ns)

[5]	Input	With Respect							o Hig sition			Comments			
		To		Set-up			Hold			Set-u	,		Hold		
CY7	C9116 and CY7C91	117	35	45	65	35	45	65	35	45	65	35	45	65	
1	I ₀₋₄ (RAM Addr)	СР	12	13	13	0	0	0							Single Addr (Source)
2	I ₀₋₄ (RAM Addr)	CP & IEN	5	5	5	← Do Not Cha			hange			0	2	0	Two Addr (Destination)
3	I ₀₋₁₅ (Data)	CP							40	43	60	0	0	0	
4	I ₀₋₄ (RAM Addr) ^[2]	ĪĒN	15[1]	18[1]	24[1]	4[1]	5[1]	10[1]							Two Addr (Immediate)
5	I ₀₋₁₅ (Instr) ^[3]	СР	15[1]	18[1]	24[1]	4[1]	5[1]	10[1]	40	43	60	0	0	0	
6	IEN ^[2]	СР										8	8	8	Two Addr (Immediate)
7	IEN HIGH	CP	5	5	5							0	1	2	Disable
8	IEN LOW	CP							10	10	10	0	1	1	Enable
9	IEN LOW	CP	5	5	5	1	1	0							Note 1
10	SRE	CP							12	12	12	0	2	0	
11_	Y[4]	CP							32	32	42	0	0	0	
12	Y[4]	DLE	6	6	6	5	5	5							
13	DLE	CP							20	25	43	0	0	0	

Notes:

- 1. Timing for immediate instruction for first cycle.
- 2. CY7C9117 only.
- 3. CY7C9115 and CY7C9116 only.
- 4. Y = D for CY7C9117.
- 5. t_{SX} and t_{HK} referenced on the waveforms are looked up on this table by x = line number on the left. Ex: t_{SI} = 13 ns for -53 ns devices.

Military Switching Characteristics

Guaranteed Military Range A.C. Performance Characteristics ($T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF)

Combinational Propagation Delays (ns)

To Output From Input	Y ₀₋₁₅		Y ₀₋₁₅ T ₁₋₄			CT			
CY7C9116 CY7C9117	40	65	79	40	65	79	40	65	79
I ₀₋₄ (ADDR)	40	65	79	40	65	79			
I ₀₋₁₅ (DATA)	40	65	79	40	65	79			į
I ₀₋₁₅ (INST)	40	65	79	40	65	79	22	26	29
DLE*	20	52	62	30	52	62			
T ₁₋₄							15	26	29
CP	30	57	67	35	65	75	33	33	39
Y ₀₋₁₅	20	52	60	30	52	60			
IEN							20	26	29

^{*}DLE is guaranteed by other tests.



Military Switching Characteristics (Continued)

Enable/Disable Times (ns) (C_L = 5 pF, Disable Only)

			Enable				Disable						
From Input	To Output		T_{PZH}			T _{PZL}			T_{PHZ}			T_{PLZ}	
Input	Output	40	65	79	40	65	79	40	65	79	40	65	79
$\overline{\text{OE}}_{ ext{Y}}$	Y ₀ -Y ₁₅	18	22	25	18	22	25	18	18	25	18	18	25
OET	T ₁ -T ₄	18	18	20	18	18	20	15	15	20	15	15	20

Clock and Pulse Requirements (ns)

Input	Mi	nimum Low Time		I	Minimum High Tim	e
	40	65	79	40	65	79
СР	15	20	25	15	15	15
DLE				15	15	15
ĪĒN	15	15	15			

Set-up and Hold Times (ns)

[5]	Input	With Respect			High t]	Low to Tran	Higl sition	1		Comments
		To		Set-up)	Hold			Set-up		Hold				
CY7	C9116 and CY7C91	17	40	65	79	40	65	79	40	65	79	40	65	79	
1	I ₀₋₄ (RAM Addr)	СР	12	12	12	0	1	1							Single Addr (Source)
2	I ₀₋₄ (RAM Addr)	CP & IEN	5	7	7	+	– r	o Not C	hange	, -	•	0	0	0	Two Addr (Destination)
3	I ₀₋₁₅ (Data)	СР							43	56	65	0	0	0	
4	I ₀₋₄ (RAM Addr) ^[2]	ĪĒN	15[1]	25	27[1]	5[1]	12	12[1]							Two Addr (Immediate)
5	I ₀₋₁₅ (Instr) ^[3]	СР	15[1]	25	27[1]	5[1]	12	12[1]	45	56	65	0	2	2	
6	IEN ^[2]	СР			:				-			8	8	8	Two Addr (Immediate)
7	IEN HIGH	CP	5	5	5							0	2	2	Disable
8	IEN LOW	CP							10	10	12	0	3	3	Enable
9	IEN LOW	CP	7	7	7	0	3	3							Note 1
10	SRE	CP							10	10	12	0	1	1	
11	Y[4]	СР							39	45	53	0	0	0	
12	Y[4]	DLE	7	7	7	3	3	3							
13	DLE	СР							20	46	54	0	0	0	

Notes:

^{1.} Timing for immediate instruction for first cycle.

^{2.} CY7C9117 only.

^{3.} CY7C9115 and CY7C9116 only.


^{4.} Y = D for CY7C9117.

^{5.} t_{SX} and t_{HX} referenced on the waveforms are looked up on this table by x = line number on the left. Ex: $t_{SI} = 24$ ns for -79 ns devices.



Switching Waveforms


Single Address Access Timing




If t_{h11} is satisfied, t_{h10} need not be satisfied

0085-18

Double Address Access Timing




One-Address Immediate Instruction Cycle Timing



0085-20

0085-19

Two-Address Immediate Instruction Timing (7C9117 Only)



0085-21



Set-up and Hold Times (Cross Ref. Table)

[1]		o Low sition	Low to	-
	Set-up	Hold	Set-up	Hold
1	t _{S1}	t _{h1}		
2	t _{S2}			t _{h2}
3			t _{S3}	t _{h3}
4	t _{S5}	t _{h5}		
5	t _{S4}	t _{h4}	t _{S13}	t _{h13}
6				t _{h6}
7	ts7			t _{h7}
8			t _{S8}	t _{h8}
9	t _{S14}	t _{h14}		
10			ts9	t _h 9
_11			t _{S10}	t _{h10}
12	t _{S11}	t _{h11}		
13			t _{S12}	t _{h12}

Note:

1. Refer to Set-up and Hold times shown on pages 22 & 23.

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C9115-35JC	J69	Commercial
45	CY7C9115-45JC	J69	
65	CY7C9115-65JC	J69	

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C9116-35LC	L69	Commercial
	CY7C9116-35JC	J81	
	CY7C9116-35DC	D28	
45	CY7C9116-45LC	L69	
	CY7C9116-45JC	J81	
	CY7C9116-45DC	D28	
65	CY7C9116-65LC	L69	
	CY7C9116-65JC	J81	
	CY7C9116-65DC	D28	
40	CY7C9116-40LC	L69	Military
	CY7C9116-40JC	J81	
	CY7C9116-40DC	D28	
65	CY7C9116-65LMB	L69	
	CY7C9116-65DMB	D28	
79	CY7C9116-79LMB	L69	
	CY7C9116-79DMB	D28	

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C9117-35GC	G68	Commercial
	CY7C9117-35JC	J81	
	CY7C9117-35LC	L81	
45	CY7C9117-45GC	G68	
5	CY7C9117-45JC	J81	
	CY7C9117-45LC	L81	
65	CY7C9117-65GC	G68	
	CY7C9117-65JC	J81	
	CY7C9117-65LC	L81	
40	CY7C9117-40GC	G68	Military
	CY7C9117-40JC	J81	
	CY7C9117-40LC	L81	
65	CY7C9117-65GMB	G68	
	CY7C9117-65LMB	L81	
79	CY7C9117-79GMB	G68	
	CY7C9117-79LMB	L81	



Military Specifications Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1,2,3
v_{OL}	1,2,3
V_{IH}	1,2,3
V _{IL} Max.	1,2,3
I_{IX}	1,2,3
I _{OZ}	1,2,3
I _{SC}	1,2,3
I _{CC} (Q1)	1,2,3
I _{CC} (Max)	1,2,3

Switching Characteristics

Parameters	Subgroups
I ₀₋₄ (Addr)	7,8,9,10,11
I ₀₋₁₅ (Data)	7,8,9,10,11
I ₀₋₁₅ (Instr)	7,8,9,10,11
DLE	7,8,9,10,11
t ₁₋₄	7,8,9,10,11
СР	7,8,9,10,11
Y ₀₋₁₅	7,8,9,10,11
ĪEN	7,8,9,10,11
\overline{OE}_{Y}	7,8,9,10,11
OE _T	7,8,9,10,11
CP	7,8,9,10,11

Document #: 38-00057-B

PRODUCT ====================================	1
INFORMATION	
STATIC RAMS	2
PROMS ====================================	3
EPLDS	4
LOGIC =	5
RISC ====================================	6
 MODULES ====================================	7
ECL ====================================	8
MILITARY	9
BRIDGEMOS ====================================	10
QUICKPRO	11
PLD TOOLKIT	12
QUALITY AND RELIABILITY	13
APPLICATION BRIEFS	14
PACKAGES ====================================	15



Section Contents

RISC	Page Number
Introduction to RISC	6-1
Device Number	Description
CY7C601 CY7C602 CY7C604 CY7C605	32-Bit RISC Integer Unit 6-6 Floating-Point Unit 6-12 Cache Controller and Memory Management Unit 6-13 Multiprocessor Cache Controller and Memory Management Unit 6-17
CY7C608 CY7C609	Floating-Point Controller 6-18 Floating-Point Processor 6-23



Introduction to RISC

Introduction

This section provides an overview of the basic concepts and advantages of RISC computer architectures in general and a brief summary of the specific features of the RISC computer implemented in Cypress' CY7C600 family.

Scalable Processor Architecture

The Cypress CY7C600 family implements a RISC architecture called SPARCTM. SPARC stands for Scalable Processor ARChitecture. It is applicable to large high performance as well as small machines. The term "scalable" refers to the size of the smallest lines on a chip. As lines become smaller, chips get faster. However, some chip designs do not shrink well (they do not scale properly) because the architecture is too complicated. Because of its simplicity, the CY7C600 scales well. Consequently, CY7C600 systems will become faster as better semiconductor techniques are perfected. SPARC is an open computer architecture. We believe that the intelligent and aggressive nature of the SPARC design will make it an industry standard. The design specification is published, and other vendors are also producing SPARC microprocessors.

What is RISC?

RISC, an acronym for Reduced Instruction Set Computer, is a style of computer architecture emphasizing simplicity and efficiency. RISC designs begin with a necessary and sufficient instruction set. Typically, a few simple operations account for almost all computations. RISC machines are about two to five times faster than machines with traditional complex instruction set architectures. Also, RISC machine's simpler designs are easier to implement, resulting in shorter design cycles.

RISC architectures are a response to the evolution from assembly language to high-level languages. Assembly language programs occasionally employ elaborate machine instructions, whereas high-level language compilers rarely do. For example, most C compilers use only about 30% of the available instructions on CISC machines. Studies show that approximately 80% of a typical program's computations require only about 20% of a processor's instruction

RISC is to hardware what the UNIX® operating system is to software. The UNIX system proves that operating systems can be both simple and useful. Hardware studies sug-

gest the same conclusion. As advances in semiconductor technology reduce the cost of processing and memory, overly complex instruction sets become a performance liability. The designers of RISC machines strive for hardware simplicity, with close cooperation between machine architecture and compiler design. At each step, computer architects must ask: to what extent does a feature improve or degrade performance and is it worth the cost of implementation? Each additional feature, no matter how useful it is in an isolated instance, makes all others perform more slowly by its mere presence.

The goal of RISC architecture is to maximize the effective speed of a design by performing infrequent functions in software, including hardware-only features that yield a net performance gain. Performance gains are measured by conducting detailed studies of large high-level language programs. RISC improves performance by providing the building blocks from which high-level functions can be synthesized without the overhead of general but complex instructions.

RISC Architecture

The following characteristics are typical of RISC architectures, including the CY7C600 design:

Single-cycle execution. Most instructions are executed in a single machine cycle.

Hardwired control with no microcode. Microcode adds a level of complexity and raises the number of cycles per instruction.

Load/Store, register-to-register design. All computational instructions involve registers. Memory accesses are made with only load and store instructions.

Simple fixed-format instructions with few addressing modes. All instructions are one word long (typically 32 bits) and have few addressing modes.

Pipelining. The instruction set design allows for the processing of several instructions at the same time.

High-performance memory. RISC machines have at least 32 general-purpose registers (the 7C600 has 136) and large cache memories.

Migration of functions to software. Only those features that measurably improve performance are implemented in hardware. Programs contain sequences of simple instruc-

SPARCTM, Sun-4TM, and NFSTM are trademarks of Sun Microsystems, Inc. UNIX® is a registered trademark of AT&T Bell Laboratories. VAX® is a registered trademark of Digital Equipment Corporation.



tions for executing complex functions rather than the complex instructions themselves.

Simple, efficient instruction pipeline visible to compilers. For example, branches take effect after execution of the following instruction, permitting a fetch of the next instruction during execution of the current instruction.

The real keys to enhanced performance are single-cycle execution and keeping the cycle time as short as possible. Many characteristics of RISC architectures, such as load/store and register-to-register design, facilitate single-cycle execution. Simple fixed-format instructions, on the other hand, permit shorter cycles by reducing decoding time.

Note that some of these features, particularly pipelining and high-performance memories, have been used in supercomputer designs for many years. The difference is that in RISC architectures these ideas are integrated into a processor with a simple instruction set and no microcode.

Moving functionality from run time to compile time also enhances performance. Functions calculated at compile time do not require further calculating each time the program runs. Furthermore, optimizing compilers can rearrange pipelined instruction sequences and arrange register-to-register operations to reuse computational results.

A new set of simplified design criteria has emerged:

Instructions should be simple unless there is a good reason for complexity. To be worthwhile, a new instruction that increases cycle time by 10% must reduce the total number of cycles executed by at least 10%.

Microcode is generally no faster than sequences of hardwired instructions. Moving software into microcode does not make it better, it just makes it harder to modify.

Fixed-format instructions and pipelined execution are more important than program size. As memory gets cheaper and faster, the space/time tradeoff resolves in favor of time. Reducing space no longer decreases time.

Compiler technology should use simple instructions to generate more complex instructions. Instead of substituting a complicated microcoded instruction for several simple instructions, which compilers did in the 1970s, optimizing compilers can form sequences of simple, fast instructions out of complex high-level code. Operands can be kept in registers to increase speed even further.

RISC's Speed Advantage

Using any given benchmark, the performance P of a particular computer is inversely proportional to the product of the benchmark's instruction count (I), the average number of clock cycles per instruction (C), and the inverse of the clock speed (S). Assuming that a RISC machine runs at the same clock speed as a corresponding traditional machine; S is identical. The number of clock cycles per instruction (C), is around 1.3 to 1.7 for RISC machines, and between 4 and 10 for traditional machines. This makes the instruction execution rate of RISC machines about 3 to 6 times faster than traditional machines. But, because traditional machines have more powerful instructions, RISC machines must execute more instructions for the same program, typically about 10% to 30% more. Since RISC machines execute 10% to 30% more instructions 3 to 6 times more quickly, they are about 2 to 5 times faster than traditional machines for executing typical large programs.

$$\mathbf{P} = \frac{1}{\mathbf{I} \times \mathbf{C} \times \frac{1}{\mathbf{S}}}$$

Compiled programs on RISC machines are somewhat larger than compiled programs on traditional machines, because several simple instructions replace one complex instruction resulting in decreased code density. All SPARC instructions are 32 bits wide, whereas some instructions on traditional machines are narrower. But the number of instructions actually executed may not be as great as the increased program size would indicate. A windowed register file, for example, often simplifies call/return sequences so that context switches become less expensive.

CY7C600 Architecture

The SPARC CPU is composed of a CY7C601 Integer Unit (IU) that performs basic processing and a CY7C608 Floating-Point Controller (FPC) interface to the CY7C609 Floating-Point Processor that performs floating-point calculations. The CY7C608/CY7C609 combination acts as a SPARC compatible Floating-Point Unit (FPU). CY7C600-based computers typically have a memory management unit (MMU), a large virtual-address cache for instructions and data, and are organized around a 32-bit data and instruction bus.

The integer and floating-point units operate concurrently. The FPU performs floating-point calculations with a set number of floating-point arithmetic units. The CY7C600 architecture also specifies an interface for the connection of an additional coprocessor.

Instruction Categories

The CY7C600 architecture has about 50 integer instructions. CY7C600 instructions fall into seven basic categories:

Load and store instructions (the only way to access memory). These instructions use two registers or a register and a constant to calculate the memory address involved. Halfword accesses must be aligned on 2-byte boundaries, word accesses on 4-byte boundaries, and double-word accesses on 8-byte boundaries. These alignment restrictions greatly speed up memory access.

Arithmetic/logical/shift instructions. These instructions compute a result that is a function of two source operands and then place the result in a register. They perform arithmetic, logical, or shift operations.

Floating-point and coprocessor instructions. These include floating-point calculations, operations on floating-point registers, and instructions involving the optional coprocessor. Floating-point operations execute concurrently with IU instructions and with other floating-point operations when necessary. This concurrency is transparent to the programmer.

Control-transfer instructions. These include jumps, calls, traps, and branches. Control transfers are usually delayed until after execution of the next instruction, so that the pipeline is not emptied every time a control transfer occurs. Thus, compilers can be optimized for delayed branching.



Read/write control register instructions. These include instructions to read and write the contents of various control registers. Generally the source or destination is implied by the instruction.

Artificial intelligence instructions. These include the tagged arithmetic instructions Tagged Add and Tagged Subtract. Tagged instructions are useful for implementing artificial intelligence languages such as LISP, because tags can automatically indicate to software interpreters the data type of arithmetic operands.

Multiprocessing instructions. These include two instructions for implementing semaphores in memory: Atomic Load/Store Unsigned Byte which loads a byte from memory then sets the location to all "1's" and SWAP which exchanges the contents of a register and a memory location. Both of these instructions are "atomic" or uninterruptable.

Register Windows

A unique feature contributing to the high performance of the CY7C600 design is its overlapping register windows. Results left in registers by a calling routine automatically become available operands for the called routine, reducing the need for load and store instructions to main memory.

According to the architectural specification, there may be anywhere between 2 and 32 register windows, each window having 24 working registers, plus 8 global registers. The first implementation has 8 register windows with 24 registers each (but count only 16 since 8 overlap), plus 8 global registers, for a total of 136 registers. Recent research suggests that register windows and tagged arithmetic, found in CY7C600 systems, but not in other commercial RISC machines, are sufficient to provide excellent performance for expert system development requiring AI languages such as Lisp and Smalltalk.

Traps and Interrupts

The CY7C600 design supports a full set of traps and interrupts. They are handled by a table that supports 128 hardware and 128 software traps. Even though floating-point instructions can execute concurrently with integer instructions, floating-point traps are precise because the FPU supplies (from the table) the address of the instruction that failed.

Protection

Some CY7C600 instructions are privileged and can only be executed while the processor is in supervisor mode. This instruction execution protection ensures that user programs cannot accidentally alter the state of the machine with respect to its peripherals.

The CY7C600 design also provides memory protection, which is essential for smooth multitasking operation. Memory protection makes it impossible for user programs to corrupt the system, other user programs, or themselves.

An Open Architecture

Advantages of Open Architecture

The CY7C600 design is the first open RISC architecture, and one of the few open CPU architectures. Standard products are more beneficial than proprietary ones, because

standards allow users to acquire the most cost-effective hardware and software in a competitive multi-vendor marketplace. Integrated circuits come from several competing semiconductor vendors, while software is supplied by systems vendors. This advantage is lost when users are limited by a processor with proprietary hardware and software.

RISC architectures, and the CY7C600 design in particular, are easy to implement because they are relatively simple. Since they have short design cycles, RISC machines can absorb new technologies almost immediately, unlike more complicated computer architectures.

CY7C600 systems were designed to support:

The C programming language and the UNIX operating system,

Numerical applications (using FORTRAN), and

Artificial intelligence and expert system applications using Lisp and Prolog.

Supporting C is relatively easy; most modern hardware architectures are able to do so. The one essential feature is byte addressability. However, numerical applications require fast floating-point operations and artificial intelligence applications require large address spaces and interchangeability of data types.

The floating-point processor, with pipelined floating-point operation capabilities, achieves the high performance needed for numerical applications.

For artificial intelligence and expert system applications, CY7C600 systems offer tagged instructions and word alignment. Because languages such as Lisp and Prolog are often interpreted, word alignment makes it easier for interpreters to manipulate and interchange integers and different types of pointers. In the tagged instructions, the two low-order bits of an operand specify the type of operand. If an operand is an integer, most of the time it is added to (or subtracted from) a register. If an operand is a pointer, most of the time a memory reference is involved. Language interpreters can leave operands in the appropriate registers, greatly improving the performance of exploratory programming environments.

The CY7C600 architecture does not dictate a memory management unit (MMU), although a high performance unit has been specified for the SPARC architecture. The same processor will be used in different types of machines. For example, a single-user machine with embedded applications does not need an MMU. By contrast, a multitasking machine used for timesharing, such as a traditional UNIX workstation, needs a paging MMU. Furthermore, a multiprocessor such as a vector machine or hypercube requires specialized memory management facilities. The CY7C600 architecture can be implemented with a different MMU configuration for each of these purposes, without affecting user software.

CY7C600 Machines and Other RISC Machines

The CY7C600 design has more similarities to Berkeley's RISC-II architecture than to any other RISC architecture. Like the RISC-II architecture, it uses register windows in order to reduce the number of load/store instructions. The CY7C600 architecture allows 32 register windows, but the



initial implementation has 8 windows. The tagged instructions are derived from SOAR, the "Smalltalk On A RISC" processor developed at Berkeley after implementing RISC-II.

CY7C600 systems are designed for optimal floating-point performance, and support single-, double-, and extended-precision operands and operations, as specified by the ANSI/IEEE 754 floating-point standard. High floating-point performance results from concurrency of the IU and FPU. The integer unit loads and stores floating-point operands, while the floating-point unit performs calculations. If an error (such as a floating-point exception) occurs, the floating-point unit specifies precisely where the trap took place; execution is expediently resumed at the discretion of the integer unit. Furthermore, the floating-point unit has an internal instruction queue; it can operate while the integer unit is processing unrelated functions.

CY7C600 systems deliver very high levels of performance. The flexibility of the architecture makes future systems capable of delivering performance many times greater than the performance of the initial implementation. Moreover, the openness of the architecture makes it possible to absorb technological advances almost as soon as they occur.

CY7C600 Product Family

Since the CY7C600 has been designed to offer a complete solution for the implementation of high performance computers and controllers, the family consists of several members including an Integer Unit, a Floating-Point Controller, a Floating-Point Processor, a Cache Controller and Memory Management Unit, and a Cache Data RAM.

The SPARC processor family consists of a CY7C601 Integer Unit (IU) to perform all non-floating-point operations and a CY7C608 Floating-Point Controller (FPC) which interfaces to a CY7C609 Floating-Point Processor to perform floating-point arithmetic concurrent with the IU. Support is also provided for a second generic coprocessor interface. The IU communicates with external memory via a 32-bit address bus and a 32-bit data/instruction bus. In typical data processing applications, the IU and FPU are combined with a high performance CY7C604 Cache Controller and Memory Management Unit and a cache memory implemented with CY7C157 Cache RAMs. In many dedicated controller applications the IU can function by itself with high speed local memory only.

CY7C601 Integer Unit

The IU is the basic processing engine which executes all of the instruction set except for floating-point operations. The CY7C601 IU contains a large 136 x 32 triple-port register file which is divided into 8 windows. Each window contains 24 working registers and has access to the same 8 global registers. A current window pointer (CWP) field in the Processor State Register keeps track of which window is currently active. The CWP is decremented when the processor calls a subroutine and is incremented when the processor returns.

The registers in each window are divided into ins, outs, and locals. Each window shares its ins and outs with adjacent windows. The outs of the previous window are the ins of the current window, and the outs of the current window are the ins of the next window. The globals are equally available to all windows and the locals are unique to each

window. The windows are joined together in a circular stack where the outs of the last window are the ins of the first window.

The IU supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.

The IU supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). Traps transfer control to an offset within a table. The base address of the table is specified by a Trap Base Register and the offset is a function of the trap type. Traps are taken before the current instruction causes any changes visible to the programmer and can therefore be considered to occur between instructions.

CY7C608 Floating-Point Controller

The CY7C608 Floating-Point Controller (FPC), in combination with a CY7C609 Floating-Point Processor (FPP), form a SPARC compatible Floating-Point Unit or FPU. The FPU and CY7C601 IU operate concurrently. The FPU recognizes floating-point instructions and places them in a queue while the IU continues to execute non-floating-point instructions. If the FPU encounters an instruction which will not fit in its queue, the FPU holds the IU until the instruction can be stored.

The FPU contains its own set of registers on which it operates. The contents of these registers are transferred to and from external memory under control of the IU via floating-point load/store instructions. Processor interlock hardware provides floating-point concurrency which guarantees that the programming model is preserved from the point of view of the compiler or assembly language programmer. A program containing floating-point computations generates the same results as if instructions were executed sequentially.

CY7C609 Floating-Point Processor

The CY7C609 combines a multiplier and an arithmetic logic unit in a single microprogrammable VLSI device. The CY7C609 is capable of operating at the same clock rate as the Cypress IU and FPC and provides on the order of 4 to 4.9 Megaflops of double precision Linpack floating-point performance when operated at 33 MHz with these devices. The CY7C609 is fully compatible with the IEEE standard for binary floating-point arithmetic, STD 754-1985. The Floating-Point Processor performs both single and double precision operations, including division and square root.

CY7C604 Cache Controller and Memory Management Unit

The CY7C604 Cache Controller and Memory Management Unit (CMU) provides hardware support for a demand-paged virtual memory environment for the CY7C601 processor. The CY7C604 conforms to the standard SPARC architecture definition for memory management. Page size is fixed at 4K bytes. The CMU translates 32-bit virtual addresses from the processor into 36-bit physical addresses and provides both write-through and buffered copy-back cache policies. The on-chip context register allows support of up to 4096 contexts.



High speed address look-up is provided by an on-chip translation lookaside buffer. Each entry contains the virtual to physical mapping of a 4K byte page. If a virtual address match is detected in one of the TLB entries, the physical address translation contained in that entry will be delivered to the outputs of the CMU. If the virtual address from the processor has no corresponding entry in the CMU, the CMU will automatically perform address translation for the virtual address using on-chip hardware to access a main memory resident three-level page table. Each "matched" TLB entry is checked for protection violation automatically and violations are reported to the Integer Unit as memory exceptions.


The CMU also provides storage for 2048 cache address tags for a 64K byte cache with a 32 byte line size. The tag entries can be directly written or read by the processor. In normal operation, twelve low order bits 15-5 of the virtual address from the processor are used to select one of the tag entries in the CY7C604 and its 16-bit contents are compared on chip with the 16 high order processor address bits to determine if the cache contains the required data or instruction. This cache hit/miss comparison is then qualified by various built-in protection checks and the result is output. Pipelined accesses are supported via on-chip registers which capture both address and data from the processor.

The CY7C604 also contains the logic required in a system to implement the byte and half-word write capabilities provided in the SPARC instruction set. Cache tag update is also simplified by an automatic tag update on miss feature which eliminates the need for processor accesses during tag update.

CY7C157 Cache Data RAM

The CY7C157 16K x 16 static RAMs are designed to interface easily to and provide maximum performance for the CY7C600 processor. The RAM has registered address inputs and latched data inputs and outputs as well as a selftimed write pulse which greatly simplifies the design of cache memories for the CY7C601 Integer Unit. The device has a single clock that controls loading of the address register, data input latches, data output latches, pipeline control latch, and chip enable register. The chip enable is clocked into a register and pipelined through a control register to condition the output enable. This pipelined design allows a cache that works as an extension of the internal instruction pipeline of the CY7C601 Integer Unit thereby maximizing performance. The write enable is edge-activated and selftimed thereby eliminating the need for the user to generate accurate write pulses in external logic. A separate asynchronous output enable is provided to disable outputs during a write or to allow other devices access to the bus.

0132-1



Full System Block Diagram

Copyright 1989 by Cypress Semiconductor Corporation and Sun Microsystems, Inc.



Very High Performance 32-Bit RISC Processor

Features

- Reduced Instruction Set
 Computer (RISC) architecture
 Simple format instructions
 - Most instructions execute in single cycle
- Very high performance
 - 25 ns instruction cycle with 4-stage pipeline
 - 33 Million Instructions Per Second (MIPS)
 - 27 equivalent VAX® MIPS
 - 150 ns Interrupt Response
- Large windowed register file
 - 136 general purpose 32-bit registers
 - 8 overlapping windows of 24 registers each
 - 4 separate register banks

- Large virtual address space
 32-bit virtual address bus
- Hardware Pipeline Interlocks


8-bit address space identifier


- Multitasking support
 - User/supervisor modesPrivileged instructions
- Parallel processing support
- Artificial intelligence support
- High performance coprocessor interface
 - Concurrent execution of floating-point instructions
- 0.8 micron CMOS technology
- 207 pin grid array package
- Power 3.3 watts maximum

Overview

The CY7C601 Integer Unit is a high speed CMOS implementation of the SPARC™ 32-bit RISC architecture processor. This architecture makes possible the creation of a processor which can execute instructions at rates approaching one instruction per processor clock. The CY7C601 supports a tightly-coupled floating-point coprocessor and a second implementation-definable coprocessor. The CY7C601 SPARC processor provides the following features:

Simple Instruction Format—All instructions are 32 bits wide and are aligned on 32-bit boundaries in memory. There are only three basic instruction formats which feature uniform placement of opcode and address fields.





Selection Guide

		7C601-40	7C601-33	7C601-25
Maximum Operating	Commercial	650	600	500
Current (mA) I _{CC}	Military			500

SPARC™ and SunOS™ are trademarks of Sun Microsystems, Inc. VAX® is a registered trademark of Digital Equipment Corporation. Unix® is a registered trademark of AT&T.



Dverview (Continued)

Register-Intensive Architecture—Most instructions operate on either two registers or one register and a constant, and place the result in a third register. Only load and store instructions access off chip memory.

A Large "Windowed" Register File—The processor has 136 on-chip 32-bit registers configured as 8 overlapping sets of 24 registers each and 8 global registers. This scheme allows compilers to cache local values across subroutine balls, and provides a register-based parameter passing mechanism.

Delayed Control Transfer—The processor always fetches the next instruction after a control transfer, and either executes it or annuls it depending on the state of a bit in the control transfer instruction. This feature allows compilers to rearrange code to place a useful instruction after a delayed control transfer and thereby take better advantage of the processor's pipeline.

Concurrent Floating Point—Floating point instructions can execute concurrently with each other and with non-floating point instructions.

Fast Interrupt Response—Interrupt inputs are sampled on every clock cycle and can be acknowledged in one to three cycles. The first instruction of an interrupt service routine can be executed within 6 to 8 cycles of receiving the interrupt request.

The 7C600 Family

The SPARC processor family consists of a CY7C601 Integer Unit (IU) to perform all non-floating point operations and a CY7C608 Floating Point Controller (FPC) which interfaces to a CY7C608 Floating Point Processor (FPP) to perform floating point arithmetic concurrent with the IU. Support is also provided for a second generic coprocessor interface. The IU communicates with external memory via a 32-bit address bus and a 32-bit data/instruction bus. In typical data processing applications, the IU and FPC (FPC/FPP) are combined with a high performance CY7C604 Memory Management Unit and Cache Controller and a cache memory implemented with CY7C157 16K x 16 Cache RAMs. In many dedicated controller applications the IU can function by itself with high speed local memory.

Coprocessor Interface


The IU is the basic processing engine which executes all of the instruction set except for floating point operations. The FPC/FPP and IU operate concurrently. The FPC/FPP recognizes floating point instructions and places them in a queue while the IU continues to execute non-floating point instructions. If the FPC/FPP encounters an instruction which will not fit in its queue, the FPC/FPP holds the IU until the instruction can be stored. The FPC/FPP contains its own set of registers on which it operates. The contents of these registers are transferred to and from external memory under control of the IU via floating point load/store instructions. Processor interlock hardware hides floating point concurrency from the compiler or assembly language programmer. A program containing floating point

computations generates the same results as if instructions were executed sequentially.

Registers

The CY7C601 IU contains a large 136 X 32 triple port register file which is divided into 8 windows, each with twenty-four working registers, and each having access to the same eight 32-bit global registers. A current window pointer (CWP) field in the processor state register (PSR) keeps track of which window is currently active.

The CWP is decremented when the processor executes a call to a subroutine and is incremented when the processor returns.



The registers in each window are divided into ins, outs, and locals. The eight global registers are shared by all windows and appear as registers 0–7 in each window. Registers 8–15 serve as outs, registers 16–23 as locals, and 24–31 as ins. Each window shares its ins and outs with adjacent windows. The outs of a previous window are the ins of the current window, and the outs of the current window are the ins of the next window. The globals are equally available to all windows and the locals are unique to each window. The windows are joined together in a circular stack where the outs of window 7 are the ins of window 0.

Multitasking Support

The IU supports a multitasking operating system by providing user and supervisor modes. Some instructions are privileged and can only be executed while the processor is in supervisor mode. Changing from user to supervisor mode requires taking a hardware interrupt or executing a trap instruction.



Interrupts and Traps

The IU supports both asynchronous traps (interrupts) and synchronous traps (error conditions and trap instructions). Traps transfer control to an offset within a table. The base address of the table is specified by a Trap Base Register and the offset is a function of the type of trap. Traps are taken before the current instruction causes any changes visible to the programmer and therefore can be considered to occur "between" instructions.

Instruction Set Summary

Instructions fall into five basic categories:

- 1. Load and Store Instructions—Load and store instructions are the only instructions which access external memory. They use two IU registers or one IU register and a signed immediate value to generate the memory address. The instructions destination field specifies either an IU register, a FPC register or a coprocessor register as the destination for a load or the source for a store. Integer load and store instructions support 8, 16, 32, and 64 bit accesses while floating point and coprocessor instructions support 32- and 64-bit accesses.
- 2. Arithmetic/Logical/Shift—These instructions compute a result that is a function of two source operands and write the result into a destination register or discard it. They perform arithmetic, tagged arithmetic, logical and shift operations. An instruction SETHI, useful in creating a 32-bit constant in two instructions, writes a 22-bit constant into the high order bits of a register and zeroes the remaining bits. The contents of any register can be shifted left or right any number of bits in one clock cycle as specified by the instruction itself or by another register. The tagged arithmetic instructions are useful in artificial intelligence applications.
- 3. Control Transfer—Control transfer instructions include jumps, calls, traps and branches. Control transfer is usually delayed so that the instruction immediately following the control transfer (called the delay instruction) is executed before control is transferred to the target location. The delay instruction is always fetched, however a bit in the control transfer instruction can cause the delay instruction to be nullified if the branch is not taken. This flexibility increases the likelihood that a useful instruction can be placed after a control transfer instruction thereby filling an otherwise unused hole in the processor's pipeline. Branch and call instructions use program counter relative displacements. A jump and link instruction uses a register indirect displacement: computing its target address as either the sum of two registers, or the sum of a register and a 13-bit signed immediate value. The branch instruction provides a displacement of plus or minus 8 megabytes, and the call instructions 30-bit displacement allows transfer to almost any address.
- 4. Read/Write Control Registers—The processor provides instructions to read and write the contents of the various control registers within the machine. These registers include the Multiply Step Register, Processor State Register, Window Invalid Mask Register, and Trap Base Register. An instruction is also provided to flush the processor's internal instruction cache.
- 5. Floating Point and Coprocessor Operations—Floating point operations include floating point calculations and operations on floating point registers. These operations execute concurrently with both IU instructions and with other floating point instructions whenever possible. Coprocessor operations are instructions which will be executed by an optional coprocessor.

The Instruction set of the processor is summarized in Table 1.

Table 1. Instruction Set Summary

Name	Operation	Cycles
LDSB (LDSBA*)	Load Signed Byte (from Alternate Space)	2
LDSH (LDSHA*)	Load Signed Halfword (from Alternate Space)	2
LDUB (LDUBA*)	Load Unsigned Byte (from Alternate Space)	2
LDUH (LDUHA*)	Load Unsigned Halfword (from Alternate Space)	2
LD (LDA*)	Load Word (from Alternate Space)	2
LDD (LDDA*)	Load Doubleword (from Alternate Space)	3
LDF	Load Floating Point	2
LDDF	Load Double Floating Point	3
LDFSR	Load Floating Point State Register	2
LDC	Load Coprocessor	2
LDDC	Load Double Coprocessor	3
LDCSR	Load Coprocessor State Register	2
STB (STBA*)	Store Byte (into Alternate Space)	3
STH (STHA*)	Store Halfword (into Alternate Space)	3
ST (STA*)	Store Word (into Alternate Space)	3
STD (STDA*)	Store Doubleword (into Alternate Space)	4



Table 1. Instruction Set Summary (Continued)

Name	Operation	Cycles
STF	Store Floating Point	3
STDF	Store Double Floating Point	4
STFSR	Store Floating Point State Register	3
STDFQ*	Store Double Floating Point Queue	4
STC	Store Coprocessor	3
STDC	Store Double Coprocessor	4
STCSR	Store Coprocessor State Register	3
STDCQ*	Store Double Coprocessor Queue	4
LDSTUB (LDSTUBA*) SWAP (SWAPA*)	Atomic Load/Store Unsigned Byte (in Alternate Space) Swap r Register with Memory (in Alternate Space)	4 4
ADD (ADDcc) ADDX (ADDXcc)	Add (and modify icc) Add with Carry (and modify icc)	1 1
TADDcc (TADDccTV)	Tagged Add and modify icc (and Trap on overflow)	1
SUB (SUBcc) SUBX (SUBXcc)	Subtract (and modify icc) Subtract with Carry (and modify icc)	1 1
TSUBcc (TSUBccTV)	Tagged Subtract and modify icc (and Trap on overflow)	1
MULScc	Multiply Step and modify icc	1
AND (ANDcc)	And (and modify icc)	1
ANDN (ANDNcc)	And Not (and modify icc)	1
OR (ORcc)	Inclusive Or (and modify icc)	l i
ORN (ORNcc)	Inclusive Or Not (and modify icc)	<u>i</u>
XOR (XORcc)	Exclusive Or (and modify icc)	1
XNOR (XNORcc)	Exclusive Nor (and modify icc)	1
SLL	Shift Left Logical	1
SRL	Shift Right Logical	1
SRA	Shift Right Arithmetic	1
SETHI	Set High 22 Bits of r Register	1
SAVE	Save caller's window	1
RESTORE	Restore caller's window	1
Bicc	Branch on integer condition codes	1**
FBicc	Branch on floating point condition codes	1**
CBccc	Branch on coprocessor condition codes	1**
CALL	Call	1**
JMPL	Jump and Link	2**
RETT	Return from Trap	2**
Ticc	Trap on integer condition codes	1 (4 if Taken)
RDY	Read Y Register	1
RDPSR	Read Processor State Register	1
RDWIM	Read Window Invalid Mask	1
RDTBR	Read Trap Base Register	1
WRY	Write Y Register	1
WRPSR*	Write Processor State Register	1
WRWIM*	Write Window Invalid Mask	1
WRTBR*	Write Trap Base Register	1
UNIMP	Unimplemented Instruction	1
IFLUSH	Instruction Cache Flush	1
FPop	Floating Point Unit Operations	1 to Launch
CPop	Coprocessor Operations	1 to Launch

^{*}privileged instruction

**assuming delay slot is filled with useful instruction



Table 2. Pin Table

		IAU	ie 2. Fin Table		
Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	
\mathbf{A}_0	K2	D ₂₃	J17	CINS ₂	C17
\mathbf{A}_1	K1	D ₂₄	H17	CXACK	C13
A ₂	L3	D ₂₅	H15	IRLo	
A3	Li	D_{26}	G17	IRL ₀	A10
A4	L2	D ₂₇	H16		C11
A ₅	M2	D ₂₈	G16	IRL ₂	D10
A ₆	N2	\mathbf{D}_{29}	F16	INTACK	B12
A ₇	M1	D ₃₀	F15	RESET	A13
A ₈	M3	\mathbf{D}_{31}	G15	ERROR	B15
A 9	P1 .	ASI ₀	F3	TOE	C15
A ₁₀	P2	ASI ₁	F2	FP SYN	C12
A ₁₁	N1	ASI ₂	G3	CLK	K3
A ₁₂	N3	ASI ₃	G2	CLK	K3
A ₁₃	R3	ASI ₄	G1	V _{SSO}	B16
A ₁₄	R2	ASI ₅	H2		B17
A ₁₅	R4	ASI ₆	H1		C3
A ₁₆	T4	ASI ₇	J1]]	C4
A ₁₇	T5	SIZE ₀	E2	1	D6
A ₁₈	R6	SIZE ₁	D2		D14
A ₁₉	T6				F1
A ₂₀	U5	MEXC	D8		F4
A ₂₁	U6	MHOLDA	C8		_F14
A ₂₂	U7	MHOLDB	B8	V _{CCO}	A1:
A ₂₃	T7	BHOLD	A7		A10
A ₂₄	U8	AOE	P3	İ	A17
A ₂₅	T8	DOE	N17		D1
A ₂₆	U9	COE	C2		D12
A ₂₇	R8	MDS	B7	[[D17
A ₂₈	T9	MAO	E3]	E1
A ₂₉	R9	IFT	C14]	G4
A ₃₀	T10	RD	A4	} }	K4
A ₃₁	U11	WE	B4		K1:
D_0	R10	LDSTO	C5	77	\vdash
D ₁	T11	INULL	B5	V _{SSI}	A3
\mathbf{D}_{2}	U12	LOCK	D4		A14
D ₃	T12	DXFER	D3		B2
D ₄	U13	WRT	E4		B3
D ₅	T13	FP	C7	11	B9
\mathbf{D}_{6}	T14	FCC ₀	A11		C1 C16
D ₇	R13	FCC ₁	B11		D13
$\mathbf{D_8}$	U14	FCCV	C10]]	E15
D9	U15	FHOLD	A8		H14
D ₁₀	R15	FEXC	A5		
D ₁₁	P15	CP	B6	V _{CCI}	A2
D ₁₂	N15	CCC ₀	A12	[]	B1
D_{13}	M15	CCC ₁	B13		D7
D ₁₄	M16	cccv	B10		E14
D_{15}	N16	CHOLD	C9		E16
D ₁₆	L15	CEXC	A6		G14
D ₁₇	M17		· · · · · · · · · · · · · · · · · · ·	1	H3
D_{18}	L16	INST	C6]]	J15
D ₁₉	L17	FLUSH	B14		P10
\mathbf{D}_{20}	K16	FINS ₁	E17	V _{SST}	D9
D ₂₁	K17	FINS ₂	D16	301	J4
D ₂₂	J16	FXACK	D11	77	
		CINS ₁	D15	V _{CCT}	D5

Pin Name		Pin Number	
CINS ₂ CXACK	C17 C13		
IRL ₀ IRL ₁ IRL ₂ IRL ₃ INTACK RESET ERROR TOE FP SYN CLK	A10 C11 D10 B12 A13 A9 B15 C15 C12 K3		
V _{SSO}	B16 B17 C3 C4 D6 D14 F1 F4	F17 H4 J2 K14 N14 P4 P6 P11 P14	R5 R14 T16 T17 U16 U17
Vcco	A15 A16 A17 D1 D12 D17 E1 G4 K4 K15	L4 M14 N4 P8 P12 P16 P17 R16 R17	
V _{SSI}	A3 A14 B2 B3 B9 C1 C16 D13 E15 H14	J3 L14 M4 P5 P7 R1 R11 T1 T15	U2 U10
V _{CCI}	A2 B1 D7 E14 E16 G14 H3 J15 P10	R7 R12 T2 T3 U3 U4	
V _{SST}	D9 J4	J14 P9	
v_{CCT}	D5	P13	



	A 1 2 3 0 4 0 5 0 6 0	000000	000000	000000	000	000	ŏ	000	000	000	Ō ⊙ ⊙	000	000	000000	000000	000	000000
10 11 11 11 11 11 11 11 11 11 11 11 11 1	4 ⊙ 5 ⊙ 6 ⊙	00000000000000	000000000000000	00000000000000	⊙ ⊙ ⊙	<u>0</u> 000	⊙BC⊙⊙⊙	π . 000	⊙ • • • • • • • • • • • • • • • • • • •	⊙vII⊙⊙	Ŏ EW ⊙⊙⊙	<u>0</u> 000	ŏ • • • • • • • • • • • • • • • • • • •	000000000000000	00000000000000	00000000000000	00000000000000

0129-4

Ordering Information

Clock Frequency (MHz)	Ordering Code	Package Type	Operating Range
40	CY7C601-40GC	G208	Commercial
40	CY7C601-40BC	B208	
33	CY7C601-33GC	G208	
33	CY7C601-33BC	B208	
25	CY7C601-25GC	G208	
25	CY7C601-25BC	B208	
25	CY7C601-25GMB	G208	Military



RISC Floating-Point Unit

Features


- Combines functions of CY7C608 floating-point controller and CY7C609 floating-point processor in a single package
- Provides SPARCTM compatible floating-point arithmetic and registers
- Very high performance
 - 30 ns cycle
 - Instructions launched in single cycle
 - 4.2 million double precision linpack floating-point operations per second
- 3 deep floating-point queue stores both instructions and addresses to provide precise exceptions

- 32 x 32 floating-point register file
- High performance coprocessor interface
 - Concurrent execution of integer and floating-point instructions
 - Hardware interlocks synchronize integer and floating-point operations
- Meets IEEE standard 754-1985 for single and double precision formats
- 144 pin grid array package

Overview

The CY7C602 Floating-Point Unit (FPU) is designed to provide a single

chip floating-point solution for the CY7C601 Integer Unit by integrating the CY7C609 Floating-Point Processor (FPP) and CY7C608 Floating-Point Controller (FPC) into a single device. The CY7C602 provides high performance SPARC compatible single and double precision floating-point arithmetic. The FPU performs add, subtract, multiply, divide, square root, compare, and convert as well as register to register move instructions, floating-point loads and stores, floatingpoint state register, and floating-point queue store instructions. Instructions which are unimplemented by the FPU (extended precision operations) will cause an Unimplemented FPop trap, in which case the instruction will be emulated in software.



Selection Guide

		7C602-33	7C602-25
Maximum Operating Current (mA)	Commercial	TBD	TBD



Cache Controller and Memory Management Unit (CMU)

Introduction

Features

- Fully conforms to the SPARCTM reference Memory Management Unit (MMU) architecture
- Supports 4096 contexts
- Fixed 4K-byte page size
- On-chip translation lookaside buffer (TLB)
 - 64 fully associative entries
 - Multi level flush and probe support
 - Lockable entries
 - Random replacement algorithm
- Page level protection
- Large address space support
 - 32-bit virtual address36-bit physical address
- Hardware table walk

- Sparse address space support with 3-level map
- 2048 direct mapped cache tag entries
- Write through and copy-back cache policies
 - 1 32-byte read line buffer
 - 1 32-byte write line buffer
- 32 byte cache line size
- Aliasing detection
- Byte write generation
- Scalable cache architecture
 Cascadeable
- 0.8 micron CMOS technology
- 244 pin grid array package and 196 plastic quad flatpack


support The CY7C604

The CY7C604 comprises a Cache Tag and a Memory Management Unit (CMU). It is a high speed CMOS implementation of the SPARC reference Memory Management architecture, Cache Tag, and Cache Controller. The CY7C604 directly connects to the CY7C601 processor and CY7C157 cache data RAM without any external circuitry.

The CMU, when combined with two CY7C157 16K x 16 cache RAMs, forms a complete 64K-byte direct mapped cache. Cache size can be scaled. The CMU translates 32-bit virtual addresses from the processor into 36-bit physical addresses. The on-chip context register allows support of

SPARCTM is a trademark of Sun Microsystems, Inc.

Signal Diagram



Selection Guide

		7C604-40	7C604-33	7C604-25
Maximum Operating	Commercial	650	600	550
Current (mA)	Military		650	600



Introduction (Continued)

up to 4096 contexts. High speed address translation is provided by a 64-entry fully associative Translation Lookaside Buffer (TLB). If the CMU processes a virtual address that matches one of the TLB entries, the physical address contained in that entry will be delivered to the outputs of the CMU. If the virtual address from the processor has no corresponding entry in the TLB, the CMU will perform address translation for the virtual address using a three-level page table map.

The CMU supports lockable TLB entries and a random replacement algorithm. Each matched TLB entry is checked for protection and privilege violations. If violations occur, these are reported to the 7C601 Integer Unit as memory exceptions. Each page can be declared as either cacheable or non-cacheable by using the cacheable "C" bit.

The CMU provides 2048 direct mapped cache tag entries. The cache tag entries and the TLB are searched concurrently for a match with the virtual address. Both write-through and copy-back cache policies are supported with a 32-byte line size. Address aliasing is checked each time a cache tag entry is replaced. If the new virtual address is mapped to the cache line selected for replacement, the CMU will ignore the main memory access and modify the cache tag accordingly.

The CMU provides on-chip buffer to enhance data transfers between cache memory and main memory: a 32-byte read buffer and a set of write buffers. In copy-back mode, the 32-byte write buffer is used to store the modified cache line being replaced in the cache, allowing the main memory read to proceed as soon as the memory bus is acquired. The read buffer stores data from main memory temporarily before it is written into the cache memory. The write buffers are used in the write through mode to capture address and data from the IU during write accesses, and allow the IU to continue processing while the buffer contents are transferred into main memory over the memory bus.

The memory bus implements the 64-bit Mbus SPARC reference specification. Architecturally, up to 16 CMUs can be used in the same system to expand the cache tag, cache size and TLB storage. The CMU is fabricated with Cypress' 0.8 micron CMOS drawn process and is available in a 196-pin plastic quad flatpack and a 244-pin ceramic PGA.

Memory Management Unit

Translation Look-aside Buffer

The TLB contains 64 fully associative entries. All entries are searched simultaneously when a virtual address is presented to the CMU. The virtual tag and the context field from each entry are compared with the virtual address bits from the processor and the current context in the Context Register (CXR), respectively. If a match is found in one of the entries, the physical address field of that entry will be passed to the Physical Address outputs of the CMU. If no match is found, the CMU will perform dynamic address

translation on the virtual address and store the new mapping into a TLB entry selected by a random replacement algorithm.

TLB Entry Contents

Each entry in the TLB contains a 20-bit Virtual Address Tag, a 12-bit context field (CXT 11-0), two shorted translation indicator bits (ST1, ST0), a 24-bit Physical Page Number (PPN), a cacheable bit (C), a Modified bit (M), three access permission bits (ACC 2-0) and a Valid bit (V).

During a TLB look-up, the upper 20 bits of the virtual address and the context number of the access are compared with the virtual address and context number fields of each entry based on the short translation bits in each entry. The short translation bits are included in order to provide a linear address mapping facility of 256K, 16M, or 4G bytes with a single TLB entry.

The 24-bit Physical Page Number field contains the higher order bits of the physical address. This field, when concatenated with the 12-bit byte offset from the virtual address, forms a complete 36-bit physical address.

The Modified (M) bit of an entry is set whenever the page has been modified. During page replacement, the operating system uses this bit to determine whether the selected page must be copied to secondary storage or not.

The Cacheable (C) bit determines whether an access associated with that page is cacheable or not. The state of the C bit in a matched entry is available on the Mbus during the address phase of a transaction. If the cacheable bit is set high, then the entry is cacheable. If this bit is cleared, the data accessed by the IU will not be written into the cache.

The three Access Permission (ACC 2–0) bits indicate whether access to the page is allowed for the current transaction. The Address Space Identifier (ASI) from the IU specifies whether a given access is a data or instruction reference, and whether it is performed in the supervisor or user space. Read and write information is derived from the RD and \overline{WE} inputs.

Multiple Contexts

4096 contexts are supported in the CMU via a 12-bit field in the Context Register (CXR). The context is used by both the cache tag and the TLB. For supervisor accesses, if the "S" bit is set the context number comparison is ignored.

Fault Reporting

The CMU detects and reports the following faults:

Instruction access error Data access error Translation access error Bus error Privilege Violation Protection Violation

			-	1			
VAT	CXT(11_0)	DDN		l M	L ∆CC(2_0)	ST(1_0)	v
VA.I	CA1(11-0)	1111		141	ACC(2-0)	51(1-0)	

Figure 1. TLB Entry Format



Memory Management Unit (Continued)

Linear Address Mapping

The 7C604 CMU provides the ability to translate a contiguous virtual address space to a contiguous physical address space of equal size with a single TLB entry. This function is achieved by placing a page table entry (Entry Type = 2) in a location normally occupied by a page pointer (Entry Type = 1) such as the context table, the first level page table, or the second level page table. By replacing a page pointer with a page entry, the table walk process stops as soon as the page table entry is encountered. Depending on where the PTE is placed, 4 mapping sizes are available:

PTE Location	Linear Map Size
Third Level Page Table	4 Kb
Second Level Page Table	256 Kb
First Level Page Table	16 Mb
Context Table	4 Gb

Flush and Probe Operations

Flushing causes the invalidation of TLB entries while probing returns the physical translation of virtual addresses generated by the IU. A flush is accomplished by writing to an alternate address space recognized by the CMU. Flushing can be performed on the entire TLB, on matching any index level in the TLB, or on any context within the TLB. A probe is accomplished by reading from the same alternate address space. Both flush and probe operation are word accesses.

Cache TAG and Controller

Cache Operations

The CMU supports both write-through with no write allocate and copy-back with write allocate modes. Two types of buffers: write buffer and read buffer are provided onchip to enhance cache operations. In write-through mode, the write buffer is used to store four double store data. In copy-back mode, the same write buffer is used to hold the dirty line from cache memory when a line is replaced. A 32-byte read buffer is provided to load data from main memory.

Address Synonyms or Aliasing Detection

Virtual addressing allows multiple virtual addresses to map into the same physical address. Any modification to a virtual location may cause data inconsistency in the cache because the change is not reflected in other cache locations mapped to the same physical address. Address aliasing is checked by the CMU whenever a cache line is replaced in the copy back mode and during read misses in the write through mode. The physical address of the displaced line is obtained by passing the virtual tag through the memory management unit. An alias is detected if the new and the displaced virtual addresses are mapped to the same physical location. If the miss was caused by a read, no cache updating is required because the existing line will already contain the correct data. In this case the tag is simply updated to reflect the new address. If the miss was caused by a write, the location addressed by the IU will be modified and the tag is updated to reflect the new address.

Write Buffer

The write buffers are used in the copy back mode to provide temporary storage for the dirty cache line being replaced while the new line is being transferred from main memory. Buffering the dirty line speeds up cache miss processing because the IU can be released as soon as the cache RAMs are updated. The line buffer contents are written back to main memory only when free memory bus cycles become available. When the line buffer is full, the cache controller will wait for it to empty before processing the cache miss. The same write buffers are used in the write-through mode to store four double store data. The processor is allowed to continue without waiting for the main memory update to complete. The buffer contents are written back to main memory whenever the memory bus becomes available.

Read Buffer

The read buffer is 32 bytes. It is used to hold data being retrieved from main memory. Since memory bus access begins as soon as a miss is detected, it is likely that the cache memory will still be busy when the first data from memory is returned. The read line buffer stores the information temporarily until the cache RAM is ready to be updated.

Cache Miss Processing

If the physical translation of the missed address is available in the TLB, then miss processing will commence. Otherwise, the cache controller will wait for the memory management section to retrieve the physical address from the page tables before starting its actions. The first step in miss processing is the acquisition of the virtual bus by tri-stating the IU outputs. Once the control of the virtual bus is achieved, the cache controller is ready to process the cache miss. If the cacheable (C) bit is set, the cache controller will transfer data from main memory according to the programmed cache policy and update the cache. If the C bit is cleared, the cache controller simply transfers data between the IU and main memory without updating the cache.

Non-Cacheable Accesses

During a write operation the IU data will be written into main memory over the Mbus. During a read operation the requested data will be read from main memory and presented to the IU via the virtual data bus. The cache tag is not updated.

Cacheable Accesses

Two cache policies are supported in the CMU. They are write-through with no write allocate and copy-back with write allocate.

Write-Through with No Write Allocate

In this mode, all write hits must update both the cache and main memory. In a write miss, only the main memory is updated. No address alias checking is performed for write accesses. Protection against aliasing is achieved by invalidating the selected cache line when a write miss is detected. Upon write misses, the physical translation of the missed address and the IU data are placed on the physical bus and a write cycle is initiated. If the miss was caused by a read, an alias check is performed. A new line will be loaded from main memory if no alias is detected. The physical address



Cache TAG and Controller (Continued)

of the first word in the new cache line is placed on the Mbus and a burst read cycle is initiated. Each 64-bit word returning from main memory is temporarily stored in the read line buffer while the cache RAM is updated 32 bits at a time. After the last word in the line has been stored in the cache, the cache controller will drive the missed address on the virtual address lines and initiate a read. Data returning from the cache is strobed into the IU via MDS.

Copy-Back with Write Allocate

In this mode, a write hit only modifies the data in the cache. Main memory is updated when a cache line is replaced. A write miss will cause the loading of a new line from main memory into the cache RAMs. If the tag is valid, the cache controller will check for aliasing between the cache line to be replaced and the missed address by comparing the physical translations of both virtual addresses. The virtual address of the displaced line is obtained by reading the cache tag. If the selected tag entry is invalid, no alias checking is necessary. An alias is signaled if both physical addresses match.

Alias Detected

When an alias is detected, no loading from main memory is necessary because the cache line selected for replacement is mapped to the missed address. If the miss was caused by a read access, data originally requested by the IU is retrieved from the cache by placing the missed address on the virtual bus. Information returning on $D_{31}-D_0$ is strobed into the IU in the following clock by the assertion of the \overline{MDS} signal. The cache tag is updated to reflect the new address assignment. If the old cache line was dirty, the tag will be updated with the dirty bit set, otherwise the tag will be updated with the dirty bit cleared. If the miss was caused by a write, the cache location originally addressed by the processor will be updated with the IU data. After the write is completed, the cache is updated with the dirty bit set.

Alias Not Detected

If the two virtual addresses are not mapped to the same physical location, the state of the dirty bit in the tag entry selected for replacement will determine whether the cache line should be copied back to main memory. Contents of the line buffer are loaded back to main memory using the burst write feature of the memory bus after the cache miss has been processed.

Loading the New Cache Line

The physical address of the first word in the new line is placed on the physical bus and a burst read cycle is

Document #: 38-00091

initiated. Each 64-bit word returning from main memory is stored in the read line buffer and driven onto the virtual data lines 32 bits at a time. Cache update is activated by asserting the $\overline{CWE_3} - \overline{CWE_0}$ outputs. When the last word in the cache line is received, the cache controller will update the cache tag with the dirty bit cleared if the miss was a read or update the cache tag with the dirty bit set if the miss was a write.

Cache Tag

The CMU provides 2048 entries of cache tag and status information. Tag selection is controlled by the 11 address lines (A_5-A_15) , from the IU. Each entry contains a 12-bit context field, a 16-bit cache tag field, and a 3-bit status field. The status field includes the valid (V) bit, the dirty (D) bit, and a supervisor (S) bit.

The valid bit specifies the validity of the tag entry and the dirty bit indicates whether the cache line has been modified or not. The supervisor bit indicates that the tag entry can only be accessed by the supervisor.

If a copy back cache policy is selected, the dirty bit in the tag is used by the cache controller to determine whether a cache line should be copied back to main memory when it is replaced.

Main Memory Interface

The CMU supports a 64-bit synchronous interface with multiplexed address and data for main memory access. The main memory interface has 36 bits of address and 64 bits of data. The interface is capable of bursting information to support fast cache line fills.

Byte Write Generation

The CY7C601 processor is capable of accessing bytes, half-words and words. The CMU decodes the size and access direction information from the IU and generates the necessary cache write enable signals.

Multiple CMU Support

Up to 16 CMUs can be used in a system to increase the number of tags, TLB entries, and cache size. CMU configuration information is contained in the MMU Control Register (MCR). Multi-chip address (MCA) field is a 4-bit address that identifies a particular CMU. The Multi-chip Mask (MCM) field is a 4-bit code specifying the number of CMUs in the system. Five configurations: 1, 2, 4, 8, and 16 CMUs are supported. In order to initialize system configuration, the chip select input of each CMU must be connected to a different address line from the IU.



Multiprocessor Cache Controller and Memory Management Unit (CMU-MP)

Features


- Fully compatible with SPARCTM reference Memory Management Unit (MMU) architecture
- Multiprocessor support
 - Direct data intervention with and without reflectivity
 - Dual cache tag architecture
- Superset of CY7C604 CMU
- Direct mapped cache tag entries
 2048 virtual tags
 - 2048 physical tags — 2048 physical tags
- Automatic miss processing via hardware table walking
- On-chip 64 entry translation lookaside buffer (TLB)
- Supports 4096 contexts

- Scaleable cache architecture
 Cascadeable: 1-16
- Page level protection
- Sparse address space support with 3-level map
- Supports write through and copy-back cache policies
 1 32-byte read line buffer
 1 32-byte write line buffer
- Aliasing detection
- Fixed 4K-byte page size
- 32 byte cache line size
- 0.8 micron CMOS technology
- 244 pin grid array package

Introduction

The CY7C605 Multiprocessor Cache Controller and Memory Management Unit (CMU-MP) is a high speed CMOS implementation of the SPARC reference Memory Management architecture. The CY7C605 directly connects to the CY7C601 processor and CY7C157 cache data RAM without any external circuitry to form a complete memory management and cache subsystem.

Multiple CY7C601, CY7C605 and CY7C157 subsystems can be used together to achieve higher performance. The CY7C605 supports a direct data intervention protocol with and without reflectivity via the SPARC reference standard 64-bit Mbus.



Selection Guide

		7C605-40	7C605-33	7C605-25
Maximum Operating	Commercial	650	600	550
Current (mA)	Military		650	600

SPARCTM is a trademark of Sun Microsystems, Inc.

Document #: 38-00092



EMICONDUCTOR RISC Floating-Point Controller

Features

- Provides interface between the CY7C601 Integer Unit and CY7C609 Floating-Point Unit
- Provides SPARCTM compatible Floating-Point Arithmetic and registers
- Very high performance
 - 30 ns cycle
 - Instructions launched in single cycle
 - 4.2 million double precision linpack Floating-Point operations per second
- 32 x 32 Floating-Point Register File
- 3 deep floating-point queue stores both instructions and addresses to provide precise exceptions


- High performance coprocessor interface
 - Concurrent execution of Integer and Floating-Point Instructions
 - Hardware Interlocks synchronize Integer and Floating-Point Operations
- 1.2 micron CMOS technology
- 299 pin grid array package
- Power 3.3 watts maximum

Overview

The CY7C608 Floating-Point Controller (FPC) is designed to interface the CY7C609 Floating-Point Processor

SPARC $^{\text{TM}}$ is a trademark of Sun Microsystems, Inc.

(FPP) to the CY7C601 Integer Unit (IU). Together, the FPC and FPP provide high performance SPARC compatible single and double precision floating-point arithmetic. The FPP performs add, subtract, multiply, divide, square root, compare, and convert; while the CY7C608 FPC performs register to register move instructions, floating-point loads and stores, floating-point state register, and floatingpoint queue store instructions. Instructions which are unimplemented by the FPC (extended precision operations) will cause an Unimplemented FPop trap, in which case the instruction will be emulated in software.



Selection Guide

		7C608-33	7C608-25
Maximum Operating Current (mA)	Commercial	600	550



Table 1. Floating-Point Instruction Set Summary

Name	Operation	Cycles
LDF	Load Floating-Point Register	2
LDDF LDFSR	Load Double Floating-Point Register	3 2
	Load Floating-Point State Register	
STF	Store Floating-Point	3
STDF	Store Double Floating-Point	4
STFSR STDFQ*	Store Floating-Point State Register	3 4
	Store Double Floating-Point Queue	<u> </u>
FiTOs	Convert Integer to Single Precision	8
FiTOd	Convert Integer to Double Precision	8 "
FiTOx	Convert Integer to Extended Precision	#
FsTOi	Convert Single Precision to Integer	8
FdTOi FxTOi	Convert Double Precision to Integer	8 #
	Convert Extended Precision to Integer	
FsTOd	Convert Single Precision to Double Precision	8
FsTOx	Convert Single Precision to Extended Precision	#
FdTOs	Convert Double Precision to Single Precision	8
FdTOx	Convert Double Precision to Extended Precision	#
FxTOs	Convert Extended Precision to Single Precision	#
FxTOd	Convert Extended Precision to Double Precision	#
FMOVs	Move Single Precision	8
FNEGs	Negate Single Precision	8
FABSs	Absolute Value Single Precision	8
FSQRTs	Square Root Single Precision	15
FSQRTd	Square Root Double Precision	22
FSQRTx	Square Root Extended Precision	#
FADDs	Add Single Precision	8
FADDd	Add Double Precision	8
FADDx	Add Extended Precision	#
FSUBs	Subtract Single Precision	8
FSUBd	Subtract Double Precision	8
FSUBx	Subtract Extended Precision	#
FMULs	Multiply Single Precision	8
FMULd	Multiply Double Precision	9
FMULx	Multiply Extended Precision	#
FDIVs	Divide Single Precision	13
FDIVd	Divide Double Precision	18
FDIVx	Divide Extended Precision	#
FCMPs	Compare Single Precision	8
FCMPd	Compare Single Precision Compare Double Precision	8
FCMPx	Compare Extended Precision	#
FCMPEs	Compare Extended Precision Compare Single Precision with Exception if Unordered	8
FCMPEd	Compare Single 1 recision with Exception if Unordered	8
FCMPEx	Compare Extended Precision with Exception if Unordered	#

^{*} privileged instruction

[#] currently supported via software emulation only






Figure 1. Floating-Point Controller System Connections



Table 2. Pin Table

Pin	Pin	Pin	Pin	Pin	Pin
Name	Number	Name	Number	Name	Number
A_2	X13	D_{27}	D 10	TIN	D18
A ₃	X14	D ₂₈	C10	TIPRES	X6
A ₄	X15	D ₂₉	C9	TOUT	D19
A ₅	W15	D ₃₀	D9	TRESET	T10
A ₆	X16	D ₃₀ D ₃₁	C8	TROUND ₀	E9
A ₆	W16			TROUND ₁	E8
		MHOLDA	J17	1	1
A ₈	V16	MHOLDB	J18	TSELMS	E10
A 9	W17	BHOLD	H18	TSELOPA	N5
A ₁₀	U16	DOE	E19	TSELOPB	N4
A ₁₁	V17	MDS	N18	TSRCCM	E11
A ₁₂	W18	FNULL	L16	TY ₀	B18
A ₁₃	R17	RESET	G20	TY ₁	B17
A ₁₄	U18	CLK	U10	TY ₂	A17
A ₁₅	P16			1 -	1
A ₁₆	T17	FP	F20	TY ₃	B16
A ₁₇	P17	FCC ₀	L17	TY ₄	A16
A ₁₈	U19	FCC ₁	L18	TY ₅	A15
A ₁₉	T18	FCCV	M17	TY ₆	A14
A ₁₉	U20	FHOLD	N16	TY ₇	B13
_	T19	FEXC	M16	TY ₈	B12
A ₂₁	R18	INST	N17	TY ₉	B11
A ₂₂		FLUSH	M18	TY ₁₀	B10
A ₂₃	T20	FINS ₁	G19	TY ₁₁	B9
A ₂₄	R19	FINS ₂	H19	TY ₁₂	A8
A ₂₅	P18	FXACK	L19	TY ₁₃	B8
A ₂₆	R20			TY ₁₄	A7
A ₂₇	P19	CCCV	F19	TY ₁₅	D8
A ₂₈	P20	CHOLD	K18	TY ₁₆	B7
A ₂₉	N19	CHAIN	X5		J.
A ₃₀	N20	TOE	E20	TY ₁₇	C7
A ₃₁	M19	CSTAT ₀	R1	TY ₁₈	A6
		CSTAT ₁	Ul	TY ₁₉	D7
\mathbf{D}_0	H17		1	TY ₂₀	В6
\mathbf{D}_{1}	G18	CSTAT ₂	T1	TY ₂₁	C6
D_2	H16	OSTAT ₀	D2	TY ₂₂	A5
D_3	G17	OSTAT ₁	E2	TY23	B5
D ₃	F18	OSTAT ₂	F1	TY ₂₄	C5
· ·		OSTAT ₃	D3	TY ₂₅	B4
D ₅	E18	OSTAT ₄	E1	TY ₂₆	D5
D ₆	G16	OSTAT ₅	G1	TY ₂₇	D6
\mathbf{D}_{7}	E17	OSTAT ₆	H1	TY28	C4
D_8	F17	OSTAT7	G2	TY ₂₉	E4
D ₉	F16	OSTAT ₈	F2	TY ₃₀	C2
D ₁₀	D15			TY ₃₁	E3
D ₁₁	E14	TINST ₀	E7		
D_{12}	C17	TINST ₁	E6	TDA ₀	V5
D_{13}	D14	TINST ₂	F4	TDA ₁	W4
D ₁₄	D16	TINST ₃	G5	TDA ₂	U7
D ₁₅	C16	TINST4	F3	TDA ₃	U5
D ₁₆	C15	TINST ₅	G3	TDA ₄	T7
D ₁₇	B15	TINST ₆	H3	TDA ₅	V4
D ₁₈	E13	TINST7	H5	TDA ₆	U6
	C14	TINST ₈	H4	TDA ₇	R4
D ₁₉					
D_{20}	D13	T ₄₇	X7	TDA ₈	U3
\mathbf{D}_{21}	B14	TCCLK	T4	TDA ₉	U2
D_{22}	D12	TCONFIG	R5	TDA ₁₀	T3
D_{23}	C13	TE	D20	TDA ₁₁	T2
D ₂₄	C12	TENR	P5	TDA ₁₂	R3
D ₂₅	C11	TFAST	H2	TDA ₁₃	P4
D ₂₆	D11	THALT	T11	TDA ₁₄	R2
			L		




Table 2. Pin Table (Continued)

			in Table (Commun
Pin Name	Pin Number	Pin Name	Pin Number
TDA ₁₅	P3	TDB9	U12
TDA ₁₆	M5	TDB ₁₀	V12
TDA ₁₇	P2	TDB ₁₁	V13
TDA ₁₈	M4	TDB ₁₂	V11
TDA ₁₉	N3	TDB ₁₃	W13
TDA ₂₀	M3	TDB ₁₄	U11
TDA ₂₁	L3	TDB ₁₅	W12
TDA ₂₂	N2	TDB ₁₆	W11
TDA ₂₃	L5	TDB ₁₇	W10
TDA ₂₄	M2	TDB ₁₈	V10
TDA ₂₅	L4	TDB ₁₉	W9
TDA ₂₆	K5	TDB ₂₀	V9
TDA ₂₇	J2	TDB ₂₁	w8
TDA ₂₈	K3	TDB ₂₂	U9
TDA ₂₉	J3	TDB ₂₃	T9
TDA ₃₀	J4	TDB ₂₄	V8
TDA ₃₁	J5	TDB ₂₅	U8
TDB₀	T15	TDB ₂₆	W7
TDB ₁	U15	TDB ₂₇	T8
TDB ₂	T14	TDB ₂₈	V7
TDB ₃	V15	TDB ₂₉	W6
TDB ₄	U14	TDB ₃₀	V6
TDB ₅	T13	TDB ₃₁	W5
TDB ₆	U13	V _{SS}	A10 A2
TDB7	V14	33	A12 A4
TDB ₈	W14	11	A19 B20
		J L	

Pin Name		Pin Number	
V _{SS}	J1	N1	X 1
	J16	P1	X11
	K16	T12	X17
	K20	V 1	X19
	L1	V2	X 3
	M20	W20	X9
V _{CC}	A11	D1	X12
	A13	J20	X18
	A18	K1	X2
	A20	L20	X20
	A 3	M1	X4
	A9	V20	X8
	B1	$\mathbf{W}1$	
	C20	X10	
NO	B19	F5	Т6
CONNECT	B2	G4	U17
	B3	J19	U4
	C18	K 17	V18
ļ	C19	K19	V19
	C3	K 2	V 3
	D17	K 4	W19
	D4	L2	$\mathbf{W2}$
	E15	R 16	W 3
	E16	T16	
}	E5	T5	

A B C D E F G H J K L M N P R T U V W X

C1 E12 H20



0131-4

Ordering Information

Clock Frequency (MHz)	Ordering Code	Package Type	Operating Range
33	CY7C608-33GC	G300	Commercial
25	CY7C608-25GC	G300	Commercial



RISC Floating-Point Processor


Features

- Provides high performance 64-bit floating-point arithmetic for CY7C601 RISC integer unit
- Provides SPARCTM compatible floating-point arithmetic
- Very high performance
 - Fully pipelined
 - 30 ns cycle
 - Instructions launched in single cycle
 - 4.2 million double precision linpack floating-point operations per second

- High performance coprocessor interface
 - Concurrent execution of integer and floating-point instructions
 - Hardware interlocks synchronize integer and floating-point operations
- Meets IEEE standard 754-1985 for single and double precision formats
- 1 micron CMOS technology
- 208 pin grid array package

Overview

The CY7C609 is a high-speed double precision Floating-Point Processor (FPP) which when used in conjunction with the CY7C608 Floating-Point Controller (FPC) provides high performance SPARC compatible single and double precision floating-point arithmetic. The FPP performs add, subtract, multiply, divide, square root, compare, and convert; while the CY7C608 FPC performs register to register move instructions, floating-point loads and stores, floating-point state register, and floating-point queue store instructions.



Selection Guide

		7C609-33	7C609-25
Maximum Operating Current (mA)	Commercial	600	550

SPARCTM is a trademark of Sun Microsystems, Inc.

Document #: 38-00101

PRODUCT INFORMATION	1
STATIC RAMS	2
	4
PROMS ====================================	3
EPLDS	4
LOGIC	5
RISC ====================================	6
MODULES	7
ECL	8
MILITARY	9
BRIDGEMOS ====================================	10
QUICKPRO	11
PLD TOOLKIT	12
QUALITY AND ELIABILITY	13
APPLICATION BRIEFS	14
PACKAGES	15



Section Contents

Modules	Page Number
Custom Module Capabilities	7-1



Custom Module Capabilities

Cypress' Multichip Products group is a leading supplier of custom memory and/or logic modules. This turnkey capability provides Cypress customers with a fast, low-risk solution for designs requiring the ultimate in system performance and density. Detailed information on our standard modules can be found in the Static RAM section of this book (Section 2).

Custom Capabilities

Cypress' Multichip Products Division is currently supporting custom modules with the following technical requirements:

Substrate Type:

Ceramic, Epoxy Laminate

Comp. Packaging:

LCC, SOJ, SOIC, PLCC

Pin Configuration:

DIP, VDIP(DSIP), ZIP, SIP,

QUIP, PGA

Data Word Width:

Up to 72 Bits

Pin Count:

Up to 200 Pins

Access Time:

12 ns and up

As 1989 progresses, we will be introducing new technologies which will extend each of these capabilities.

Multichip modules are typically SRAM based. However, other types of components can be used in addition to or instead of SRAMs—Logic, PLDs, EPROM, Gate Arrays, Microprocessors, etc.

Advantages of Custom Modules

Custom modules provide the memory system designer with the ultimate in flexibility and performance. For example, using a custom module it is very straightforward to implement unusual memory word widths—a capability that becomes critical in high speed applications such as digital signal processing and RISC-based systems.

Custom modules are built using fully tested components, and are rigorously tested before they are shipped. This testing redundancy saves time and effort during system testing and provides an added degree of reliability.

Performance and Density Improvements

Using modules, far greater memory densities can be achieved than even the most advanced surface mount technologies. This density can be attained for several reasons:

Orientation. Modules substrates can be oriented vertically, with devices mounted on both sides.

- Routing Efficiency. Due to compact module size, more
 efficient routing techniques can be used. These include
 tighter line spacing, blind and buried vias, and selective
 manual routing.
- Pin Reduction. The reduced number of device pins which results from the use of modules allows the memory system itself to be routed more efficiently.
- Ceramic Substrates. Ceramic is the highest density interconnect medium for surface mount packages. Thus, modules provide large density improvements, while satisfying hermeticity requirements if desired.

Module usage also improves memory system performance. These performance advantages include the following:

- Interconnect capacitance is reduced by approximately 50%
- Crosstalk Characteristics are substantially improved.
- Number of pins is minimized.
- Ceramic may be used to improve thermal characteristics.

Custom Module Flow

Multichip's focus is on providing turnkey memory modules. Figure 1 illustrates the tasks performed during the development of the module.

Module development commences with the generation of a detailed Objective Specification. The module is designed to this specification, and once in production it will be guaranteed to perform as indicated in the Objective Spec.

Components are selected while the specification is being generated. In many cases, the spec is designed such that multiple sources of components can be utilized. Once the spec is complete and the components are selected, a schematic for the module is generated. The netlist from the schematic is used to drive the circuit simulator.

During simulation, several types of analysis are performed. A functional simulation is used to ensure that the module's logic is designed properly. Timing simulation is run to verify that the module will function when subject to the worst case timing delays of the components. Finally, thermal analysis may be performed to determine the thermal characteristic of the module.



Custom Module Flow (Continued)




Figure 1. Custom Module Flow

The layout of the module is also netlist driven. An autorouter may or may not be used, depending on the complexity and density of the module. Design rule checks are run to ensure that the layout does not violate any electrical or mechanical design rules. Finally, the layout output is used to generate the module substrate.

The layout output is also used to drive the pick and place equipment. This ensures consistency between design and manufacturing. While the module prototypes are being assembled, the test program is generated and the test fixture is constructed. Test program generation is largely automated, using as inputs the simulation outputs and pre-defined test program subroutines for common configurations.

Once prototypes have been generated, the standard release procedure is initiated. This procedure includes steps such as bench testing, module characterization and qualification, and fine tuning of the test program. Following customer approval of the module, it is released to production.

Future Technologies

Cypress is committed to providing the most advanced custom module capability in the industry. This commitment includes more than simply modularizing the most advanced Cypress memory products. As part of our commitment to redefining the leading edge in module technology, we are pioneering the use of several advanced technologies:

- ECL and BiCMOS products of Cypress' Aspen Semiconductor subsidiary.
- Advanced packaging techniques such as Tape Automated Bonding (TAB).
- Advanced module package formats, such as ZIP packaging and sub-one hundred mil pin spacing.
- Application of design automation techniques to module products.

Quoting Information

In order to prepare a quotation or proposal, we need as much as possible of the following information:

- Circuit Schematic
- Functional Description
- · Mechanical dimensions required
- · Speed and power requirements
- Prototype and production deadlines
- Production Quantity estimates
- An Engineering contact to answer questions

Once the above information is received, a budgetary quotation will typically be provided within one to two weeks.

	PRODUCT	1
	INFORMATION	
	STATIC RAMS	2
	PROMS ====================================	3
	EPLDS	4
	LOGIC	5
	RISC	6
	MODULES	7
	ECL ECL	8
3/	MILITARY	9
	BRIDGEMOS ====================================	10
	QUICKPRO	11
	PLD TOOLKIT	12
	QUALITY AND EXECUTED TO SELECTION OF THE PROPERTY OF THE PROPE	13
	APPLICATION BRIEFS	14
	PACKAGES ====================================	15



Section Contents

ECL		Page Number
CY10E301	Combinatorial ECL 16P8 PLD	
CY100E301	Combinatorial ECL 16P8 PLD	
CY10E302	Combinatorial ECL 16P4 PLD	
CY100E302	Combinatorial ECL 16P4 PLD	
CY10E422	256 x 4 ECL Static RAM	
CY100E422	256 x 4 ECL Static RAM	
CY10E474	1024 x 4 ECL Static RAM	
CY100E474	1024 x 4 ECL Static RAM	



Combinatorial ECL 16P8 Programmable Logic Device

eatures

Standard 16P8 pinout and architecture

- 16 inputs, 8 outputs
- User programmable output polarity Ultra high speed/standard power
- tpp = 3 ns (max)
- I_{EE} = 240 mA (max)

Low power version

- tpp = 6 ns (max)
- IEE = 170 mA (max)

Both 10KH and 100K I/O compatible versions available

- Enhanced test features
- Additional test input terms
- Additional test product terms
- Security fuse


Functional Description

Cypress Semiconductor's PLD family offers the user the highest level of performance in ECL Programmable Logic Devices. These PLDs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor, using an advanced Bipolar process incorporating proven Ti-W fuses.

The CY10E301 is 10KH compatible and the CY100E301 is 100K compatible. These PLDs implement the familiar sum-of-products logic functions by selectively programming cell elements to configure the AND gates by disconnecting either the true or complement input term. If all inputs are disconnected from an AND gate, then a logical true will exist at the output of this AND gate. An output polarity fuse is also provided to allow an

active LOW to occur if this fuse is blown. A security feature provides the user protection for the implementation of proprietary logic. When invoked by blowing the security fuse, the contents of the array cannot be accessed in the verify mode. The CY10E301 and CY100E301 can be programmed using Cypress' QuickPro or other industry standard programming equipment. Programming support information can be obtained from local Cypress sales offices.

Logic Symbol and Pinout



1/0 1/0 0 24 0 V_{CC1} V_{CC2} NC 22 NC 0 0 21 1/0 20 1/0 C301-2

LCC and PLCC Pinout

Selection Guide

		10E301-3 100E301-3	10E301-4 100E301-4	10E301-6	10E301L-6 100E301L-6
Maximum Input to Output Propagation Delay (ns)		3	4	6	6
_ ,	Commercial	-240	-240		-170
I _{EE} (mA)	Military			-240	



Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Operating Range Referenced to V_{CC} at ground

Range	I/O	Temperature	V _{EE}
Commercial (Standard, "L")	10KH	0°C to +75°C Ambient	-5.2V ± 5%
Commercial (Standard, "L")	100K	0°C to +85°C Ambient	-4.5V ± 0.3°
Military	10KH	-55°C to + 125°C Case	-5.2V ± 5%

Electrical Characteristics Over Operating Range [2]

Parameters	Description	Test Conditions	Temperature ^[1]	10E301		100	E301	Units
T di dinecci 3	Description	lest Conditions	1 emperature	Min.	Max.	Min.	Max.	Units
			$T_C = -55$ °C	-1110	-930			mV
	•		$T_A = 0$ °C	-1020	-840			mV
		10KH, $R_L = 50 \Omega$ to -2V $V_{IN} = V_{IH} Min. \text{ or } V_{II} Max.$	$T_A = +25$ °C	-980	-810			mV
V_{OH}	Output HIGH Voltage	VIN - VIH WIN. OF VIL WAX.	$T_A = +75$ °C	-920	-735			mV
			$T_C = +125$ °C	-830	-660			mV
		100K, $R_L = 50 \Omega$ to -2V V _{IN} = V _{IH} Min. or V _{IL} Max.	$T_A = 0$ °C to +85°C			-1025	-880	mV
			$T_C = -55$ °C	-1950	-1630			mV
			$T_A = 0$ °C	-1950	-1630			mV
		10KH, $R_L = 50 \Omega$ to -2V $V_{IN} = V_{IH} Min. \text{ or } V_{IL} Max.$	$T_A = +25$ °C	-1950	-1630			mV
V_{OL}	Output LOW Voltage	VIN = VIH Min. or VIL Max.	$T_A = +75$ °C	-1950	-1600			mV
			$T_C = +125$ °C	-1950	-1570			mV
		100K, $R_L = 50 \Omega$ to -2V V _{IN} = V _{IH} Min. or V _{IL} Max.	$T_A = 0$ °C to +85°C			-1810	-1620	mV
	Input HIGH Voltage	HIGH Voltage ^{10KH}	$T_C = -55^{\circ}C$	-1250	-930			mV
			$T_A = 0$ °C	-1170	-840			mV
V_{IH}			$T_A = +25$ °C	-1130	-810			mV
-111			$T_A = +75$ °C	-1070	-735			mV
			$T_C = +125$ °C	-1000	-660	<u> </u>		mV
		100K	$T_A = 0$ °C to $+85$ °C		:	-1165	-880	mV
			$T_C = -55^{\circ}C$	-1950	-1480			mV
			$T_A = 0$ °C	-1950	-1480	<u> </u>		mV
V_{II}	Input LOW Voltage	10KH	$T_A = +25$ °C	-1950	-1480			mV
·IL	input 20 tt tomage		$T_A = +75$ °C	-1950	-1450]		mV
			$T_C = +125$ °C	-1950	-1420			mV
		100K	$T_A = 0$ °C to $+85$ °C			-1810	-1475	mV
I_{IH}	Input HIGH Current	$V_{IN} = V_{IH} Max.$			220		220	μA
IIL	Input LOW Current	$V_{IN} = V_{IL}$ Min. (Except I/O	<u> </u>	0.5		0.5		μA
	Supply Current	Commercial "L" (Low Power))		-170		-170	mA
I_{EE}	(All inputs and outputs	Commercial (Standard Power)		-240		-240	mA
	open)	Military			-240			mA

Notes:

^{1.} Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.

^{2.} See AC Test Loads and Waveforms for test conditions.



apacitance[3]


Parameters	rameters Description		Тур.	Max.	Units
C _{IN}	Input Capacitance		4	10	pF
C _{OUT}	Output Capacitance		6	13	pF

Tested initially and after any design or process changes that may affect these parameters.

witching Characteristics Over Operating Range [2]

'arameters	Description	10E301-3 100E301-3		10E301-4 100E301-4		10E301L-6 100E301L-6		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay		3.0		4.0		6.0	ns
t _r	Output Rise Time	0.7	1.5	0.7	1.5	0.7	1.5	ns
t _f	Output Fall Time	0.7	1.5	0.7	1.5	0.7	1.5	ns

.C Test Loads and Waveforms [4, 5, 6, 7, 8, 9]







Figure 2

lotes:


- $V_{IL}=V_{IL}$ Min., $V_{IH}=V_{IH}$ Max. on 10KH version. $V_{IL}=-1.7V$, $V_{IH}=-0.9V$ on 100K version. $V_{IL}=50~\Omega$, C<5~pF (includes fixture and stray capacitance). All coaxial cables should be $50~\Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
- 8. $t_r = t_f = 0.7 \text{ ns.}$
- 9. All timing measurements are made from the 50% point of all waveforms.

Switching Waveforms





Functional Logic Diagram



JEDEC fuse number = first fuse number + increment



rdering Information

I/O	$\begin{array}{c c} t_{PD} & I_{EE} \\ (ns) & (mA) \end{array} \qquad Or$		Ordering Code	Package Type	Operating Range
10KH	3.0	240	CY10E301-3DC	D14	Commercial
			CY10E301-3LC	L64]
	4.0	240	CY10E301-4DC	D14	Commercial
			CY10E301-4LC	L64	
•	6.0	150	CY10E301L-6JC	J64	Commercia
			CY10E301L-6PC	P13A	
			CY10E301L-6DC	D14	
	6.0	240	CY10E301-6DMB	D14	Military
			CY10E301-6LMB	L64	
100K	3.0	240	CY100E301-3DC	D14	Commercial
			CY100E301-3LC	L64	
	4.0	240	CY100E301-4DC	D14	Commercial
			CY100E301-4LC	L64	
	6.0	159	CY100E301L-6JC	J64	Commercia
			CY100E301L-6PC	P13A	
			CY100E301L-6DC	D14	

ocument #: 38-A-00011





Combinatorial ECL 16P Programmable Logic Device

Features

- Standard 16P4 pinout and architecture
 - 16 inputs, 4 outputs
 - User programmable output polarity
- Ultra high speed/standard power
 - tpp = 2.5 ns (max)
 - IEE = 220 mA (max)
- · Low power version
 - tpp = 6 ns (max)
 - $I_{EE} = 170 \, \text{mA (max)}$
- Both 10KH and 100K I/O compatible versions available
- Enhanced test features
 - Additional test input terms
 - Additional test product terms
- Security fuse

Functional Description

Cypress Semiconductor's PLD family offers the user the highest level of performance in ECL Programmable Logic Devices. These PLDs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor, using an advanced process incorporating proven Ti-W fuses.


The CY10E302 is 10KH compatible and the CY100E302 is 100K compatible. These PLDs implement the familiar sum-of-products logic functions by selectively programming cell elements to configure the AND gates by disconnecting either the true or complement input term. If all inputs are disconnected from an AND gate, then a logical true will exist at the output of this AND gate. An output polarity fuse is also provided to allow an

active LOW to occur if this fuse is blow A security feature provides the user pro tection for the implementation of propr tary logic. When invoked by blowing the security fuse, the contents of the array cannot be accessed in the verify mode.

The CY10E302 and CY100E302 can be programmed using Cypress' QuickPro o other industry standard programming equipment. Programming support information can be obtained from local Cypress Semiconductor sales offices.

Logic Symbol and Pinout

LCC and PLCC Pinout



Selection Guide

		10E302-2.5 100E302-2.5	10E302-4 100E302-4	10E302-6	10E302L-6 100E302L-6
Maximum Input to Output Propagation Delay (ns)		2.5	4	6	6
T (1)	Commercial	-220	-220		- 170
I _{EE} (mA)	Military			-220	



aximum Ratings

bove which the useful life may be impaired. Exposure to solute maximum rated conditions for extended periods may ect device reliability. For user guidelines, not tested.)

Operating Range Referenced to VCC at ground

Range	I/O	Temperature	$V_{\rm EE}$
Commercial (Standard, "L")	10KH	0°C to +75°C Ambient	-5.2V ± 5%
Commercial (Standard, "L")	100K	0°C to +85°C Ambient	$-4.5V \pm 0.3V$
Military	10KH	-55°C to + 125°C Case	-5.2V ± 5%

lectrical Characteristics Over Operating Range [2]

: arameters	Description	Test Conditions	Temperature [1]	10E302		100E302		Units
ar ameter 5	Description	rest Conditions	1 emperature	Min.	Max.	Min.	Max.	Units
			$T_C = -55$ °C	-1110	-930			mV
			$T_A = 0$ °C	-1020	-840			mV
		$10KH$, $R_L = 50 \Omega$ to $-2V$ $V_{IN} = V_{IH}$ Min. or V_{IL} Max.	$T_A = +25$ °C	-980	-810			mV
V_{OH}	Output HIGH Voltage	VIN - VIH WITH OF VIE WEEK.	$T_A = +75$ °C	-920	-735			mV
			$T_C = +125$ °C	-830	-660			mV
		$100K$, $R_L = 50 \Omega$ to $-2V$ $V_{IN} = V_{IH}$ Min. or V_{IL} Max.	$T_A = 0$ °C to 85°C			-1025	-880	mV
			$T_C = -55$ °C	-1950	-1630			mV
		407777 75 - 50 - 61 - 617	$T_A = 0$ °C	-1950	-1630			mV
		10 KH, $R_L = 50 \Omega$ to -2 V $V_{IN} = V_{IH}$ Min. or V_{IL} Max.	$T_A = +25$ °C	-1950	-1630			mV
V_{OL}	Output LOW Voltage	VIN - VIH MIII. OI VIL MAX.	$T_A = +75^{\circ}C$	-1950	-1600			mV
			$T_C = +125$ °C	-1950	-1570			mV
		$100K$, $R_L = 50 \Omega$ to $-2V$ $V_{IN} = V_{IH}$ Min. or V_{IL} Max.	$T_A = 0$ °C to 85°C			-1810	-1620	mV
		10 KH	$T_C = -55$ °C	-1250	-930			mV
			$T_A = 0$ °C	-1170	-840			mV
V_{IH}	Input HIGH Voltage		$T_A = +25$ °C	-1130	-810			mV
***	1		$T_A = +75$ °C	-1070	-735			mV
			$T_C = +125$ °C	-1000	-660			mV
		100K	$T_A = 0$ °C to 85°C			-1165	-880	mV
			$T_C = -55$ °C	-1950	-1480			mV
			$T_A = 0$ °C	-1950	-1480			mV
V_{IL}	Input LOW Voltage	10KH	$T_A = +25$ °C	-1950	-1480			mV
· IL	Ţ		$T_A = +75$ °C	-1950	-1450			mV
			$T_C = +125$ °C	-1950	-1420			mV
		100K	$T_A = 0$ °C to 85°C			-1810	-1475	mV
I _{IH}	Input HIGH Current	$V_{IN} = V_{IH} Max.$			220		220	μA
I_{IL}	Input LOW Current	$V_{IN} = V_{IL} Min.$		0.5		0.5		μA
	Supply Current	Commercial "L" (Low Power)			-170		-170	mA
I_{EE}	(All inputs and outputs	<u></u>			-220		-220	mA
	open)	Military			-220			mA

lotes

- . Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute. Military grade is specified as case temperature.
- . See AC Test Loads and Waveforms for test conditions.



Capacitance[3]

Parameters	Description	Min.	Тур.	Max.	Units
C _{IN}	Input Capacitance		4	10	pF
C _{OUT}	Output Capacitance		6	13	pF


Note:

3. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over Operating Range [2]

Parameters	Description	10E302-2.5 100E302-2.5		10E302-4 100E302-4 100E302L-6			Units	
		Min.	Max.	Min.	Max.	Min.	Max.	1
tpD	Input to Output Propagation Delay		2.5		4.0		6.0	ns
t _r	Output Rise Time	0.7	1.5	0.7	1.5	0.7	1.5	ns
t _f	Output Fall Time	0.7	1.5	0.7	1.5	0.7	1.5	ns

AC Test Loads and Waveforms [4, 5, 6, 7, 8, 9]



80% 20% C302


Figure 2

INPUT

Notes:

- 4. $V_{IL}=V_{IL}$ Min., $V_{IH}=V_{IH}$ Max. on 10KH version. 5. $V_{IL}=-1.7V$, $V_{IH}=-0.9V$ on 100K version. 6. $R_L=50~\Omega$, C<5~pF (includes fixture and stray capacitance). 7. All coaxial cables should be $50~\Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
- 8. $t_r = t_f = 0.7$ ns.
- 9. All timing measurements are made from the 50% point of al waveforms.


Switching Waveforms



C302-



Functional Logic Diagram



JEDEC fuse number = first fuse number + increment



Ordering Information

I/O	tpp (ns)	I _{EE} (mA)	Ordering Code	Package Type	Operating Range
10KH	2.5	220	CY10E302-2.5DC	D14	Commercial
			CY10E302-2.5LC	L64	
	4.0	220	CY10E302-4DC	D14	Commercial
			CY10E302-4LC	L64	
	6.0	150	CY10E302-6JC	J64	Commercial
		[CY10E302L-6PC	P13A]
			CY10E302L-6DC	D14	
	6.0	220	CY10E302-6DMB	D1	Military
			CY10E302-6LMB	L64	
100K	2.5	220	CY100E302-2.5DC	D14	Commercial
			CY100E302-2.5LC	L64	
	4.0	220	CY100E302-4DC	D14	Commercial
			CY100E302-4LC	L64	
	6.0	150	CY100E302L-6JC	J64	Commercial
			CY100E302L-6PC	P13A	
			CY100E302L-6DC	D14	

Document #: 38-A-00012



256 x 4 ECL Static RAM

eatures

256 x 4 bits organization

Ultra high speed/standard power

- t_{AA} = 3 ns, t_{ABS} = 2 ns
- $I_{EE} = 220 \text{ mA}$

Low power version

- $-t_{AA} = 5 \text{ ns}$
- IEE = 150 mA

Both 10KH/10K and 100K compatible I/O versions

On chip voltage compensation for improved noise margin


- Open emitter output for ease of memory expansion
- Industry standard pinout

Functional Description

The Cypress CY10E422 and CY100E422 are 256 x 4 ECL RAMs designed for scratch pad, control and Buffer Storage applications. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Both parts are fully decoded random access memories organized as 256 words by 4 bits. The CY10E422 is 10KH/10K

compatible. The CY100E422 is 100K compatible.

The four independent active LOW block select (\overline{B}) inputs control memory selection and allow for memory expansion and reconfiguration. The read and write operations are controlled by the state of the active LOW write enable (\overline{W}) input. With \overline{W} and \overline{B}_X LOW, the corresponding data at D_X is written into the addressed location. To read \overline{W} is held HIGH, while \overline{B} is held LOW. Open emitter outputs allow for wired-OR connection to expand or reconfigure the memory.



Selection Guide

		10E422-3 100E422-3	10E422-5 100E422-5	10E422-7 100E422-7
Maximum A	ccess Time (ns)	3	5	7
I M (A)	Commercial	-220	-220	
I _{EE} Max. (mA)	"L" (Low Power)		-150	-150



Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

affect device reliability. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied-55°C to +125°C

Supply Voltage VEE to VCC-7.0 to +0.5V

Input VoltageVEE to +0.5V

Operating Range referenced to VCC

Range	I/O	Ambient Temperature	$ m V_{EE}$
Commercial (Standard, "L")	10KH/10K	0°C to 75°C	-5.2V ± 5%
Commercial (Standard, "L")	100K	0°C to 85°C	$-4.5V \pm 0.3V$

Electrical Characteristics

Parameters	Description	Test Conditions	Temperature [1]	Min.	Max.	Units
		$10E^{[2]}R_1 = 50.0$ to $-2V$	TA = 0°C	-1000	-840	mV
$V_{OH} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	-960	-810	mV			
T.7	O A HIGH WAY	$V_{IN} = V_{IH} Max. or V_{IL} Min.$	$T_A = +75$ °C	-900	00	mV
VOH		$V_{EE} = -4.5V$	$T_A = 0$ °C to 85°C	-1025	-880	mV
		$10E Rr = 50 \Omega \text{ to } -2V$	$T_A = 0$ °C	-1870	-1665	mV
	• 1	$V_{EE} = -5.2V$	$T_A = +25$ °C	-1850	-1650	mV
V	Output I OW Voltage	$V_{IN} = V_{IH} Max. or V_{IL} Min.$	$T_A = +75$ °C	-1830	-1625	mV
VOL	Output LOW Voltage	$V_{EE} = -4.5V$	$T_A = 0$ °C to 85°C	-1810	-1620	mV
			$T_A = 0$ °C	-1170	-840	mV
			$T_A = +25$ °C	-1130	-810	mV
V_{IH}	Input HIGH Voltage	TEE SIZY	$T_A = +75$ °C	-1070	-720	mV
		$100K V_{EE} = -4.5V$	$T_A = 0$ °C to 85°C	-1165	-880	mV
		107	$T_A = 0$ °C	-1950	-1480	mV
• •			$T_A = +25$ °C	-1950	-1480	mV
v_{IL}	Input LOW Voltage		$T_A = +75$ °C	-1950	-1450	mV
		$100K V_{EE} = -4.5V$	$T_A = 0$ °C to 85°C	-1810	-1475	mV
I _{IH}	Input HIGH Current	$V_{IN} = V_{IH} Max.$			220	μA
Try	Input I OW Current	Var - Var Min	B inputs	0.5	170	μA
ЧL	Input 150 W Current	VIN - VIL IVIII.	All other inputs	-50		μA
I _{EE}	Supply Current	Commercial "L" (Low Power)			-150	mA
-EE	(All inputs and outputs open)	Commercial Standard			-220	mA

Notes:

- 1. Commercial grade is specified as ambient Temperature with transverse air flow greater than 500 linear feet per minute.
- 2. 10E specifications support both 10K and 10KH compatibility.

Capacitance[3]


Parameters	Description	Min.	Тур.	Max. ^[4]	Units
C _{IN}	Input Capacitance		4	5	pF
COUT	Output Capacitance		6	8	pF

Notes:

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. For all packages except Cerdip (D40) which has maximums of $C_{IN} = 10$ pF, $C_{OUT} = 12$ pF.



C Test Loads and Waveforms [5, 8, 7, 8, 9, 10]






Figure 2

otes:

- $\begin{array}{lll} V_{IL} &= V_{IL} \ Min., \, V_{IH} &= V_{IH} \ Max. \ on \ 10E \ version. \\ V_{IL} &= -1.7V, \, V_{IH} &= -0.9V \ on \ 100K \ version. \end{array}$
- $R_L = 50 \Omega$, C < 5 pF (3 ns grade) or < 30 pF (5, 7 ns grade) (includes fixture and stray capacitance).
- 8. All coaxial cables should be $50~\Omega$ with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
- 9. $t_r = t_f = 0.7 \text{ ns.}$
- 10. All timing measurements are made from the 50% point of all waveforms.


witching Characteristics Over Operating Range


Parameters	Description	10E422-3 100E422-3		10E422-5 100E422-5		10E422-7 100E422-7		Units
	•	Min.	Max.	Min.	Max.	Min.	Max.	
t _{ABS}	Block Select to Output delay		2.0		3.0		4.0	ns
t _{RBS}	Block Select Recovery		2.0		3.0		4.0	ns
t _{AA}	Address Access Time		3.0		5.0		7.0	ns
tw	Write Pulse Width	3.0		3.0		5.0		ns
twsp	Data Setup to Write	0.5		1.0		1.0		ns
twHD	Data Hold to Write	0.5		1.0		1.0		ns
twsA	Address Setup/Write	0.5		1.0		1.0		ns
tWHA	Address Hold/Write	0.5		1.0		1.0		ns
twsBs	Block Select Setup/Write	0.5		1.0		1.0		ns
twhbs	Block Select Hold/Write	0.5		1.0		1.0		ns
tws	Write Disable	2.0		3.0		4.0		ns
t _{WR}	Write Recovery	3.5		6.0		8.0		ns
t _r	Output Rise Time	0.7	1.5	0.7	2.5	1.0	2.5	ns
tf	Output Fall Time	0.7	1.5	0.7	2.5	1.0	2.5	ns




Switching Waveforms







Write Mode



C422-



uth Table

	Inputs Outputs			
$\overline{\mathbf{B}}_{\mathbf{x}}$	$\overline{\mathbf{w}}$	D _x	Qx	Mode
Н	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	н	х	Out	Read

rdering Information

I/O	I _{EE} (mA)	t _{AA} (ns)	Ordering Code	Package Type	Operating Range
E[11]	220	3.0	CY10E422-3LC	L63	Commercial
		5.0	CY10E422-5LC	L63	
		5.0	CY10E422-5DC	D40	
Œ	150	5.0	CY10E422L-5LC	L63	Commercial
		5.0	CY10E422L-5DC	D40	
		7.0	CY10E422L-7LC	L63	
		7.0	CY10E422L-7DC	D40	
)0K	220	3.0	CY100E422-3LC	L63	Commercial
		5.0	CY100E422-5LC	L63	
		5.0	CY100E422-5DC	D40	
)0K	150	5.0	CY100E422L-5LC	L63	Commercial
		5.0	CY100E422L-5DC	D40	
.		7.0	CY100E422L-7LC	L63	
		7.0	CY100E422L-7DC	D40	

te:

cument #: 38-A-00002

^{. 10}E specifications support both 10K and 10KH compatibility.



1024 x 4 EC Static RAN

Features

- 1024 x 4 bits organization
- Ultra high speed/standard power
 - tank = 3 ns, tank = 2 ns
 - IEE = 275 mA
- Low power version
 - taa = 5 ns
 - $-I_{EE} = 190 \text{ mA}$
- Both 10KH/10K and 100K compatible I/O versions
- On chip voltage compensation for improved noise margin


- Open emitter output for ease of memory expansion
- · Industry standard pinout

Functional Description

The Cypress CY10E474 and CY100E474 are 1K x 4 ECL RAMs designed for scratch pad, control and Buffer Storage applications. These RAMs are developed by Aspen Semiconductor Corporation, a subsidiary of Cypress Semiconductor. Both parts are fully decoded random access memories organized as 1024 words

by 4 bits. The CY10E474 is 10KH/10K compatible. The CY100E474 is 100K compatible.

The active LOW chip select (\overline{S}) input controls memory selection and allows for memory expansion. The read and write operations are controlled by the state of the active LOW write enable (\overline{W}) input. With \overline{W} and \overline{S} LOW, the data at D(1-4 is written into the addressed location. Tread \overline{W} is held HIGH, while \overline{S} is held LOW. Open emitter outputs allow for wired-OR connection to expand the memory.



Selection Guide

		10E474-3 100E474-3	10E474-5 100E474-5	10E474-7 100E474-7
Maximum A	access Time (ns)	3	5	7
	Commercial	-275	-275	
I _{EE} Max. (mA)	"L"		-190	-190



Jaximum Ratings

 Operating Range referenced to VCC

Range	I/O	Ambient Temperature	$V_{\rm EE}$
Commercial (Standard, "L")	10KH/10K	0°C to 75°C	-5.2V ± 5%
Commercial (Standard, "L")	100K	0°C to 85°C	$-4.5V \pm 0.3V$

lectrical Characteristics

Parameters	Description	Test Conditions	Temperature [1]	Min.	Max.	Units
		$10E^{[2]}R_L = 50 \Omega \text{ to } -2V$	TA = 0°C	-1000	-840	mV
		$V_{EE} = -5.2V$	$T_A = +25$ °C	-960	-810	mV
Vor	Output HIGH Voltage	$V_{IN} = V_{IH} Max. or V_{IL} Min.$	$T_A = +75$ °C	-900	-735	mV
VOH	VOH Output HIGH Voltage	100K $R_L = 50 \Omega$ to $-2V$ $V_{EE} = -4.5V$ $V_{IN} = V_{IH} Max. or V_{IL} Min.$	$T_A = 0$ °C to 85°C	-1025	-880	mV
		$10E R_L = 50 \Omega \text{ to } -2V$	$T_A = 0$ °C	-1870	-840 -810 -735 -880 -1665 -1650 -1625 -1620 -840 -810 -720 -880 -1480 -1480 -1450 -1475	mV
		$V_{EE} = -5.2V$	$T_A = +25$ °C	-1850	-1650	mV
V	Output LOW Voltage	$V_{IN} = V_{IH} Max. or V_{IL} Min.$	$T_A = +75$ °C	-1830	-1625	mV
Vol	Output DOW Voltage	100K $R_L = 50 \Omega$ to $-2V$ $V_{EE} = -4.5V$ $V_{IN} = V_{IH}$ Max. or V_{IL} Min.	$T_A = 0$ °C to 85°C	-1810	-1620	mV
		105	$T_A = 0$ °C	-1170	-840	mV
		$10E$ $V_{EE} = -5.2V$	$T_A = +25$ °C	-1130	-810	mV
V_{IH}	Input HIGH Voltage	VEB - 0.24	$T_A = +75$ °C	-1070	-720	mV
	·	$100K V_{EE} = -4.5V$	$T_A = 0$ °C to 85°C	-1165	-880	mV
			$T_A = 0$ °C	-1950	-1480	mV
**	Least LOW Walter	$10E$ $V_{EE} = -5.2V$	$T_A = +25$ °C	-1950	-1480	mV
V_{IL}	Input LOW Voltage	VEE5.2V	$T_A = +75$ °C	-1950	-1450	mV
		$100K V_{EE} = -4.5V$	$T_A = 0$ °C to 85°C	-1810	-1475	mV
I _{IH}	Input HIGH Current	V _{IN} = V _{IH} Max.			220	μA
I _{IL}	Input LOW Current	VIN = VIL Min.		10		μA
T	Supply Current	Commercial "L" (Low Power)			-190	mA
IEE	(All inputs and outputs open)	Commercial Standard			-275	mA

otes:

- Commercial grade is specified as ambient Temperature with transverse air flow greater than 500 linear feet per minute.
- . 10E specifications support both 10K and 10KH compatibility.

Capacitance[3]


Parameters	Description	Min.	Тур.	Max. ^[4]	Units	
C _{IN}	Input Pin Capacitance		4	5	pF	
COUT	Output Pin Capacitance		6	8	pF	

otes:

- . Tested initially and after any design or process changes that may affect these parameters.
- . For all packages except Cerdip (D40) which has maximums of $C_{IN} = 10$ pF, $C_{OUT} = 12$ pF.



AC Test Loads and Waveforms [5, 6, 7, 8, 9, 10]






Figure 2

Notes:

- V_{IL} = V_{IL} Min., V_{IH} = V_{IH} Max. on 10E version.
 V_{IL} = -1.7V, V_{IH} = -0.9V on 100K version.
 R_L = 50 Ω, C < 5 pF (3 ns grade) or < 30 pF (5, 7 ns grade) (includes fixture and stray capacitance).
- 8. All coaxial cables should be 50 Ω with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
- 9. $t_r = t_f = 0.7 \text{ ns.}$
- 10. All timing measurements are made from the 50% point of all waveforms.

Switching Characteristics Over Operating Range


Parameters	Description	10E474-3 100E474-3		10E474-5 100E474-5		10E474-7 100E474-7		Units
		Min.	Max.	Min.	Max.	Min.	Max.]
t _{ACS}	Input to Output delay		2.0		3.0		3.0	ns
tRCS	Chip Select Recovery		2.0		3.0		3.0	ns
t _{AA}	Address Access Time		3.0		5.0		7.0	ns
tw	Write Pulse Width	3.0		3.0		4.0		ns
twsp	Data Setup to Write	0.5		0.5		1.0		ns
twHD	Data Hold to Write	0.5		1.5	:	2.0	}	ns
twsa	Address Setup/Write	0.5		0.5		1.0		ns
twhA	Address Hold/Write	0.5		1.5		2.0		ns
twscs	Chip Select Setup/Write	0.5		0.5		1.0		ns
twHCS	Chip Select Hold/Write	0.5		1.5		2.0		ns
tws	Write Disable	2.0		3.0		4.0		ns
twR	Write Recovery	3.5		6.5		9.0		ns
t _r	Output Rise Time	0.7	1.5	0.7	2.5	1.0	2.5	ns
t _f	Output Fall Time	0.7	1.5	0.7	2.5	1.0	2.5	ns


C474-8




Switching Waveforms

Read Mode





Write Mode





Ordering Information

I/O	I _{EE} (mA)	t _{AA} (ns)	Ordering Code	Package Type	Operating Range
10E ^[11]	275	3.0	CY10E474-3LC	L63	Commercial
		5.0	CY10E474-5LC	L63	
		5.0	CY10E474-5DC	D40	
10E	190	5.0	CY10E474L-5LC	L63	Commercial
		5.0	CY10E474L-5DC	D40	
		7.0	CY10E474L-7LC	L63	
,		7.0	CY10E474L-7DC	D40	
100K	275	3.0	CY100E474-3LC	L63	Commercial
		5.0	CY100E474-5LC	L63	
		5.0	CY100E474-5DC	D40	
100K	190	5.0	CY100E474L-5LC	L63	Commercial
		5.0	CY100E474L-5DC	D40	
		7.0	CY100E474L-7LC	L63	
		7.0	CY100E474L-7DC	D40	

Note:

 $11.\ 10E$ specifications support both 10K and 10KH compatibility.

Document #: 38-A-00004

	PRODUCT	1
	INFORMATION	
	STATIC RAMS	2
	PROMS ====================================	3
	EPLDS	4
	LOGIC ====================================	5
	RISC	6
	MODULES	7
	ECL	8
	MILITARY	9
	BRIDGEMOS ====================================	10
	QUICKPRO	11
	PLD TOOLKIT	12
	QUALITY AND RELIABILITY	13
		14
	PACKAGES	15



Section Contents

Military Information	Page Number
Military Overview	
Military Product Selection Guide	
Military Ordering Information	



Military Overview

Introduction

Success at any endeavor requires a high level of dedication to the task. Cypress Semiconductor has demonstrated its ledication through its corporate commitment to support he military marketplace. The commitment starts with product design. All products are designed on our state-ofhe-art CMOS, BiCMOS and Bipolar processes and they nust meet the full -55 to +125 degree C operational criteria for military use. The commitment continues with he 1986 DESC certification of our automated U.S. facility n San Jose, California. The commitment shows in our dedcation to meet and exceed the stringent quality and reliability requirements of MIL-STD-883 and MIL-M-38510. It shows in Cypress' participation in each of the military processing programs: 883C-Compliant, SMD (Standard Military Drawing) and JAN. Finally, our commitment shows in our leadership position in special packages for military use.

Product Design

Every Cypress product is designed to meet or exceed the full temperature and functional requirements of military product. This means that Cypress builds military product as a matter of course, rather than as an accidental benefit of favorable test yield. Designs are being carried out on our industry-leading 0.8 micron CMOS, BiCMOS and Bipolar processes. Cypress is able to offer a family of products that are industry leaders in density, low operating and standby current and high speed. In addition, our technology results in products with very small manufacturable die sizes that will fit into the LCC's and flatpacks so often used on military programs.

DESC-Certified Facility

On May 8, 1986, the Cypress facility at 3901 North First Street in San Jose, California was certified by DESC for the production of JAN Level B CMOS Microcircuits. This certification not only provided Cypress with the ability to qualify product for JAN use, but it also benefitted all of our customers by acknowledging that our San Jose facility has the necessary documentation and procedures in place to manufacture product to the most stringent of quality and reliability requirements. Our wafer fabrication facilities are Class 10 (San Jose) and Class 1 (Round Rock, TX) manufacturing environments and our assembly facility is also a clean room. In addition, our highly automated assembly facility is entirely located in the U.S.A. and is capable of handling virtually any hermetic package configuration.

Data Sheet Documentation

Every Cypress final data sheet is a corporate document with a revision history. The document number and revision appears on each final data sheet. Cypress maintains a listing of all data sheet documentation and a copy is available to customers upon request. This gives a customer the ability to verify the current status of any data sheet and it also gives that customer the ability to obtain updated specifications as required.

Every final data sheet also contains detailed Group A subgroup testing information. Each of the specified parameters that are tested at Group A are listed in a table at the end of each final data sheet, with a notation as to which specific Group A test subgroups apply.

Assembly Traceability Code™

Cypress Semiconductor marks an assembly traceability code on every military package that is large enough to contain the code. The ATC automatically provides traceability for that product to the individual wafer lot. This unique code provides Cypress with the ability to determine which operators and equipment were used in the manufacture of that product from start to finish.

Quality and Reliability

MIL-STD-883 and MIL-M-38510 spell out the toughest of quality and reliability standards for military products. Cypress products meet all of these requirements and more. Our in-house quality and reliability programs are being updated regularly with tighter and tighter objectives. Please refer to the chapter on Quality, Reliability and Process Flows for further details.

Military Product Offerings

Cypress offers three different levels of processing for military product.

First, all Cypress products are available with processing in full compliance with MIL-STD-883, Revision C.

Secondly, selected products are available to the SMD (Standard Military Drawing) program supervised by DESC. These products are not only fully 883C-compliant but they are also screened to the electrical requirements of the applicable military drawing.

Third, selected products are available as JAN devices. These products are processed in full accordance with MIL-M-38510 and they are screened to the electrical requirements of the applicable JAN slash sheet.

Product Packaging

All packages for military product are hermetic. A look at the package appendix in the back of this data book will give the reader an appreciation of the variety of packages offered. Included are cerdips, windowed cerdips, leadless chip carriers (LCC's), leadless chip carriers with windows for reprogrammable products, cerpack, windowed cerpak, bottom-brazed flatpacks and pin grid arrays. As indicated above, all of these packages are assembled in the U.S. in our highly automated San Jose plant.

Summary

Cypress Semiconductor is committed to the support of the military marketplace. Our commitment is demonstrated by our product designs, our DESC-certified facility, our documentation and traceability, our quality and reliability programs, our support of all levels of military processing and by our leadership in special packaging.



Military Product Selection Guide

SRAMs		Organization	Pins	Part Number	JAN/SMD Number	Speed (ns)	I _{CC} /I _{SB} /I _{CCDR} (mA @ ns)
SKAIVIS	64	16 x 4—Inverting	16	CY7C189		$t_{AA} = 25$	70 @ 25
1	64	16 x 4—Non-Inverting	16	CY7C190	ļ	$t_{AA} = 25$	70 @ 25
	64	16 x 4—Inverting	16	CY27S03/A		$t_{AA} = 25,35$	100 @ 25
	64	16 x 4—Non-Inverting	16	CY27S07/A	ì	$t_{AA} = 25,35$	100 @ 25
Ì	64	16 x 4—Inverting/Low Power	16	CY27LS03)	$t_{AA} = 65$	38 @ 65
	1 K	256 x 4	22	CY7C122	5962-88594	$t_{AA} = 25,35$	90 @ 25
	1 K	256 x 4	24S	CY7C123	0,12 000,1	$t_{AA} = 10, 12, 15$	150 @ 15
ĺ	1 K	256 x 4	22	CY9122/91L22	5962-88594	$t_{AA} = 35, 45$	90 @ 45
ì	1 K	256 x 4	22	CY93422A/93L422A	3,02,003,1	$t_{AA} = 45, 55, 60, 75$	90 @ 55
	4K	4K x 1—CS Power Down	18	CY7C147	M38510/289	$t_{AA} = 35, 45$	110/10 @ 35
	4K	4K x 1—CS Power Down	18	CY2147	M38510/289	$t_{AA} = 45,55$	140/25 @ 45
l	4K	4K x 1—CS Power Down	18	CY7C147	5962-88587	$t_{AA} = 45,35$ $t_{AA} = 35,45$	110/10 @ 35
ł	4K	4K x 1—CS Power Down	18	CY2147	5962-88587	I IAA - 35, 45	
	4K	1K x 4—CS Power Down	18		3902-88387	$t_{AA} = 45,55$	140/25 @ 45
	4K			CY7C148	}	$t_{AA} = 35,45$	110/10 @ 35
ľ		1K x 4—CS Power Down	18	CY2148	j	$t_{AA} = 45,55$	140/25 @ 45
}	4K	1K x 4	18	CY7C149	\	$t_{AA} = 35,45$	110 @ 35
	4K	1K x 4	18	CY2149		$t_{AA}=45,55$	140 @ 45
	4K	1K x 4—Separate I/O	248	CY7C150	5962-88588	$t_{AA} = 15, 25, 35$	100 @ 15
. }	8 K	1K x 8—Dual Port	48	CY7C130/31	5962-86875	$t_{AA} = 35, 45, 55$	120/40 @ 35
	8 K	1K x 8—Dual Port Slave	48	CY7C140/41	5962-86875	$t_{AA} = 35, 45, 55$	120/40 @ 35
Į.	16K.	2K x 8—CS Power Down	24S	CY7C128	84036	$t_{AA} = 35, 45, 55$	100/20 @ 55
	16K	2K x 8—CS Power Down	24S	CY7C128A	84036	$t_{AA} = 25, 35, 45, 55$	125/40 @ 25
}	16 K	2K x 8—CS Power Down	24	CY6116/7	84036	$t_{AA} = 35, 45, 55$	130/20 @ 35
1	16 K	16K x 1—CS Power Down	20	CY7C167	84132	$t_{AA} = 35,45$	50/20 @ 45
[16K	16K x 1—CS Power Down	20	CY7C167A	84132	$t_{AA} = 25, 35, 45$	70/20 @ 25
ì	16K	4K x 4—CS Power Down	20	CY7C168	5962-86705	$t_{AA} = 35,45$	70/20 @ 45
)	16K	4K x 4—CS Power Down	20	CY7C168A	5962-86705	$t_{AA} = 25, 35, 45$	80/20 @ 25
Į.	16K	4K x 4	20	CY7C169		$t_{AA} = 35,40$	70 @ 40
i	16K	4K x 4	20	CY7C169A) ·	$t_{AA} = 25, 35, 40$	70/20 @ 35
ì	16K	4K x 4—Output Enable	228	CY7C170	ļ	$t_{AA} = 35,45$	120 @ 35
. }	16K	4K x 4—Output Enable	228	CY7C170A	[$t_{AA} = 25, 35, 45$	120 @ 25
	16K	4K x 4—Separate I/O	248	CY7C171	1	$t_{AA} = 35, 45$	70 @ 45
i	16K	4K x 4—Separate I/O	248	CY7C172	}	$t_{AA} = 35,45$	70 @ 45
}	16K	4K x 4—Separate I/O	24S	CY7C171A/2A	Į		80/20 @ 25
	16K	2K x 8—Dual Port	48	CY7C132/36	5962-87002	$t_{AA} = 25, 35, 45$	
1	16K		48			$t_{AA} = 35, 45, 55$	170/65 @ 35
ì		2K x 8—Dual Port Slave		CY7C142/46	5962-87002	$t_{AA} = 35, 45, 55$	120/40 @ 45
	64K	8K x 8—CS Power Down	28S	CY7C185/L	5962-85525	$t_{AA} = 35, 45, 55$	100/20/1 @ 45
	64K	8K x 8—CS Power Down	28S	CY7C185		$t_{AA} = 12, 15$	155/50 @ 12
- 1	64K	8K x 8—CS Power Down	28	CY7C186/L	5962-85525	$t_{AA} = 35, 45, 55$	100/20/1 @ 45
-	64K	8K x 8—CS Power Down	28	CY7C186		$t_{AA} = 12, 15$	145/50 @ 15
J	64K	16K x 4—CS Power Down	22S	CY7C164/L	5962-86859	$t_{AA} = 35,45$	70/20/1 @ 35
ì	64K	16K x 4—CS Power Down	22S	CY7C164	}	$t_{AA} = 12, 15$	150/50 @ 12
- 1	64K	16K x 4—Output Enable	24S	CY7C166/L	5962-86859	$t_{AA} = 35,45$	70/20/1 @ 35
- 1	64K	16K x 4—Output Enable	24S	CY7C166		$t_{AA} = 12, 15$	135/50 @ 15
ľ	64K	16K x 4—Separate I/O	28S	CY7C161/L	Ì	$t_{AA} = 35,45$	70/20/1 @ 35
[64K	16K x 4—Separate I/O	28S	CY7C162/L	•	$t_{AA} = 35, 45$	70/20/1 @ 35
ł	64K	16K x 4—Separate I/O	28S	CY7C161/2		$t_{AA} = 12, 15$	135/50 @ 15
}	64K	64K x 1—CS Power Down	22	CY7C187/L	5962-86015	$t_{AA} = 35,45$	70/20/1 @ 35
ļ	256K	16K x 16—Cache RAM	44	CY7C157	1	$t_{AA} = 24,33$	300 @ 24
Ì	256K	32K x 8—CS Power Down	28	CY7C198	5962-88662	$t_{AA} = 45,55$	120/20 @ 45
ì	256K	32K x 8—CS Power Down	285	CY7C199		$t_{AA} = 45,55$	120/20 @ 45
ļ	256K	64K x 4—CS Power Down	24S	CY7C194	5962-88681	$t_{AA} = 35,45$	90/20 @ 35
· [256K	64K x 4—CS Power Down + OE	288	CY7C194	3702-30001		90/20 @ 35
	256K	64K x 4—Cs Power Down + OE 64K x 4—Separate I/O	28S	CY7C191		$t_{AA} = 35, 45$	
J					1	$t_{AA} = 35, 45$	90/20@35
i	256K 256K	64K x 4—Separate I/O 256K x 1—CS Power Down	28S 24S	CY7C192 CY7C197	5962-88725	$t_{AA} = 35, 45$ $t_{AA} = 35, 45$	90/20 @ 35 80/20 @ 35

Notes

The Cypress facility at 3901 North First Street in San Jose, CA is DESC-certified for JAN class B production.

All of the above products are available with processing to MIL-STD-883C at a minimum. Many of these products are also available either to SMDs (Standard Military Drawings) or to JAN slash sheets.

The speed and power specifications listed above cover the full military temperature range. All power supplies are $V_{\rm CC}=5V\pm10\%$. Modules are available with MIL-STD-883C components. These modules are assembled and screened to the proposed JEDEC military processing standard for modules.

Package Codes:

D = Ceramic DIP

F = Flatpack

G = Pin Grid Array

K = Cerpack

L = LCC

Q = Windowed LCC T = Windowed Cerpack

W = Windowed CERDIP

*(W) = Windowed Package (O) = Opaque Package

22S stands for 22-pin 300 mil DIP. 24S stands for 24-pin 300 mil DIP. 28S stands for 28-pin 300 mil DIP.



Military Product Selection Guide (Continued)

	Size	Organization	Pins	Part Number	JAN/SMD Number*	Speed (ns)	I _{CC} /I _{SB} (mA @ ns)
PROMs	4K	512 x 8—Registered	24S	CY7C225	5962-88518(O)	$t_{SA/CO} = 30/15, 35/20, 40/25$	120 @ 30/15
	8K	1K x 8—Registered	24S	CY7C235	5962-88636(O)	$t_{SA/CO} = 30/15, 40/20$	120 @ 30/15
	8K	1K x 8	24S	CY7C281	5962-87651(O)	$t_{AA} = 45$	120 @ 45
	8K	1K x 8	24	CY7C282	5962-87651(O)	$t_{AA} = 45$	120 @ 45
	16K	2K x 8-Registered	24S	CY7C245	5962-87529(W)	$t_{SA/CO} = 35/15, 45/25$	120 @ 35/15
	16K	2K x 8—Registered	24S	CY7C245	5962-88735(O)	$t_{SA/CO} = 35/15, 45/25$	120 @ 35/15
	16 K	2K x 8-Registered	24S	CY7C245A	, ,	$t_{SA/CO} = 25/15, 35/20$	120 @ 25/15
	16K	2K x 8—Registered	24S	CY7C245A	5962-88735(O)	$t_{SA/CO} = 25/15, 35/20$	120 @ 25/15
	16 K	2K x 8	24S	CY7C291	5962-87650(W)	$t_{AA} = 35,50$	120 @ 35
	16K	2K x 8	24S	CY7C291	5962-88734(O)	$t_{AA} = 35,50$	120 @ 35
	16K	2K x 8	24S	CY7C291A	5962-87650	$t_{AA} = 30, 35, 50$	120 @ 30
	16K	2K x 8—CS Power Down	24S	CY7C293A	5962-88680(W)	$t_{AA} = 30, 35, 50$	120/30 @ 35
	16 K	2K x 8	24	CY7C292	5962-88734(O)	$t_{AA} = 50$	120 @ 50
	16K	2K x 8	24	CY7C292A		$t_{AA} = 30, 35, 50$	120 @ 30
	64K	8K x 8—CS Power Down	24S	CY7C261	5962-87515(W)	$t_{AA} = 45,55$	120/30 @ 45
	64K	8K x 8	24S	CY7C263		$t_{AA} = 45,55$	120 @ 45
	64K	8K x 8	24	CY7C264		$t_{AA} = 45,55$	120 @ 45
	64K	8K x 8—Registered	28S	CY7C265		$t_{SA/CO} = 50/25, 60/25$	120 @ 50/25
	64K	8K x 8	28	CY7C266		$t_{AA} = 55$	90
	64K	8K x 8—Registered/Diagnostic	285	CY7C269	,	$t_{SA/CO} = 50/25, 60/25$	100 @ 60/25
	64K	8K x 8—Registered/Diagnostic	32	CY7C268		$t_{SA/CO} = 50/25, 60/25$	100 @ 60/25
	128K	16K x 8—CS Power Down	28S	CY7C251	5962-89537	$t_{AA} = 55, 65$	120/35 @ 55
	128K	16K x 8	28	CY7C254	5962-89538	$t_{AA} = 55,65$	120 @ 55
	256K	32K x 8—CS Power Down	285	CY7C271		$t_{AA} = 55,65$	130/40 @ 55
	256K	32K x 8	28	CY7C274		$t_{AA} = 55$	130/40 @ 55
	256K	32K x 8—Registered	28S	CY7C277		$t_{SA/CO} = 50/25$	130/40 @ 55
	256K	32K x 8—Latched	28S	CY7C279		t _{AA} = 55	130/40 @ 55
	512K	64K x 8—FCA	28S	CY7C285		$t_{AA/CAA} = 75/35$	200 @ 35
	512K	64K x 8—CE Power Down	28	CY7C286		$t_{AA} = 75$	150/50 @ 75
	Size	Organization	Pins	Part Number	JAN/SMD Number*	Speed (ns/MHz)	I _{CC} (mA @ ns/MHz)
PLDs	PALC20	16L8, 16R8, 16R6, 16R4	20	PALC16XX	5962-88678(W)	$t_{PD} = 20, 30, 40$	70 @ 20
	PALC20	16L8, 16R8, 16R6, 16R4	20	PALC16XX	5962-88713(O)	$t_{PD} = 20, 30, 40$	70 @ 20
	PLD20	18G8—Generic	20	PLDC18G8	` '	$t_{PD/S/CO} = 15/15/12$	110
	PLDC24	22V10-Macro Cell	24S	PALC22V10	5962-87539(W)	$t_{PD/S/CO} = 20/17/15$	100 @ 25/20/20
	PLDC24	22V10—Macro Cell	24S	PALC22V10	5962-88670(O)	$t_{PD/S/CO} = 20/17/15$	100 @ 25/20/20
	PLDC24	20G10—Generic	248	PLDC20G10	5962-88637(O)	$t_{PD/S/CO} = 20/17/15$	80 @ 30/20/20
	PLDC24	20RA10—Asynchronous	24S	PLDC20RA10		$t_{PD/SU/CO} = 25/15/25$	100 @ 25/15/25
	PLD	16P8—100K ECL	24	CY100E301		$t_{PD} = 6$	-240 @ 6
	PLD	16P8—10KH ECL	24	CY10E301		$t_{PD} = 6$	-240 @ 6
	PLD	16P4—100K ECL	24	CY100E302		tpD = 6	-220 @ 6
	PLD	16P4—10KH ECL	24	CY10E302		tpD = 6	-220 @ 6
	PLDC28	7C330—State Machine	28S	CY7C330	5962-89546(W)	40, 28 MHz	150 @ 40 MHz
	PLDC28	7C331—Asynchronous	285	CY7C331		$t_{PD/S/CO} = 30/25/30$	150 @ 30/25/30
	PLDC28	7C332—Combinatorial	285	CY7C332	*	$t_{ICO/IS/IH} = 25/5/7$	150 @ 25/5/7
Notes:					ackage Codes:	*(W) = Window	L

The Cypress facility at 3901 North First Street in San Jose, CA is DESC-certified for JAN class B production.

All of the above products are available with processing to MIL-STD-883C at a minimum. Many of these products are also available either to SMDs (Standard Military Drawings) or to JAN slash

The speed and power specifications listed above cover the full military temperature range. All power supplies are $V_{\rm CC} = 5V \pm 10\%$. Modules are available with MIL-STD-883C components. These modules are assembled and screened to the proposed JEDEC military processing standard for modules

standard for modules.

Package Codes:

D = Ceramic DIP

F = Flatpack

G = Pin Grid Array

K = Cerpack

L = LCC

Q = Windowed LCC

T = Windowed Cerpack

W = Windowed CERDIP HD = Hermetic DIP Module

22S stands for 22-pin 300 mil DIP. 24S stands for 24-pin 300 mil DIP. 28S stands for 28-pin 300 mil DIP.

(O) = Opaque Package



Military Product Selection Guide (Continued)

FIFOs	256 256 256 320 320 512 576 4K 4K 9K	64 x 4—Cascadeable 64 x 4—Cascadeable 64 x 4—Cascadeable/OE 64 x 5—Cascadeable/OE 64 x 5—Cascadeable/OE 64 x 8—Cascadeable/OE 64 x 9—Cascadeable 512 x 9—Cascadeable 512 x 9—Cascadeable	16 16 16 18 18 28S 28S	CY3341 CY7C401 CY7C403 CY7C402 CY7C404 CY7C408	5962-86846	1.2, 2.0 MHz 10, 15, 25 MHz 10, 15, 25 MHz 10, 15 MHz	60 @ 2.0 MHz 90 @ 15 MHz 90 @ 25 MHz 90 @ 15 MHz
	256 320 320 512 576 4K 4K 9K	64 x 4—Cascadeable/OE 64 x 5—Cascadeable/OE 64 x 5—Cascadeable/OE 64 x 8—Cascadeable/OE 64 x 9—Cascadeable 512 x 9—Cascadeable 512 x 9—Cascadeable	16 18 18 28S 28S	CY7C403 CY7C402 CY7C404	5962-86846	10, 15, 25 MHz 10, 15 MHz	90 @ 25 MHz
	320 320 512 576 4K 4K 9K	64 x 5—Cascadeable/OE 64 x 5—Cascadeable/OE 64 x 8—Cascadeable/OE 64 x 9—Cascadeable 512 x 9—Cascadeable 512 x 9—Cascadeable	18 18 28S 28S	CY7C402 CY7C404	5962-86846	10, 15 MHz	
	320 512 576 4K 4K 9K	64 x 5—Cascadeable/OE 64 x 8—Cascadeable/OE 64 x 9—Cascadeable 512 x 9—Cascadeable 512 x 9—Cascadeable	18 28S 28S	CY7C404	5962-86846		90 @ 15 MHz
	512 576 4K 4K 9K	64 x 8—Cascadeable/OE 64 x 9—Cascadeable 512 x 9—Cascadeable 512 x 9—Cascadeable	28S 28S		5962-86846	10 15 05 1577	
	576 4K 4K 9K	64 x 9—Cascadeable 512 x 9—Cascadeable 512 x 9—Cascadeable	28S	CY7C408		10, 15, 25 MHz	90 @ 25 MHz
	4K 4K 9K	512 x 9—Cascadeable 512 x 9—Cascadeable	28S			15, 25 MHz	120 @ 25 MHz
	4K 9K	512 x 9—Cascadeable		CY7C409		15, 25 MHz	120 @ 25 MHz
	9 K		l 28	CY7C420		$t_A = 30, 40, 65 \text{ ns}$	120/20 @ 30
			28S	CY7C421		$t_A = 30, 40, 65 \text{ ns}$	120/20 @ 30
		1K x 9—Cascadeable	28	CY7C424		$t_A = 30, 40, 65 \text{ ns}$	120/20 @ 30
	9K	1K x 9—Cascadeable	28S	CY7C425		$t_A = 30, 40, 65 \text{ ns}$	120/20 @ 30
	18 K	2K x 9—Cascadeable	28	CY7C428	5962-88669	$t_A = 30, 40, 65 \text{ ns}$	120/20 @ 30
ľ	18 K .	2K x 9—Cascadeable	288	CY7C429	5962-88669	$t_A = 30, 40, 65 \text{ ns}$	120/20 @ 30
	Size	Organization	Pins	Part Number	JAN/SMD Number*	Speed (ns)	I _{CC} /I _{SB} (mA @ ns)
LOGIC		29014 Bit Slice	40	CY7C901	5962-88535	$t_{CLK} = 27,32$	90 @ 27
		2901—4 Bit Slice	40	CY2901C	5962-88535	C Speed	180 @ 32
		4 x 2901—16 Bit Slice	64	CY7C9101	5962-89517	$t_{CLK} = 35,45$	85 @ 35
		2909—Sequencer	28	CY7C909	0,02 0,01,	$t_{CLK} = 30,40$	55 @ 30
		2911—Sequencer	20	CY7C911		$t_{CLK} = 30,40$	55 @ 30
		2909—Sequencer	28	CY2909A		A Speed	90 @ 40
		2911—Sequencer	20	CY2911A		A Speed	90 @ 40
		2910—Controller (17 Word)	40	CY7C910	5962-87708	$t_{CLK} = 46, 51, 99$	90 @ 46
		2910—Controller (9 Word)	40	CY2910A	5962-87708	A Speed	170 @ 51
		16-Bit Microprogrammed ALU	52	CY7C9116	5962-88612	65, 79, 100	166 @ 10 MHz
1		16-Bit Microprogrammed ALU	68	CY7C9117	2702 00012	65, 79, 100	166 @ 10 MHz
		16 x 16 Multiplier	64	CY7C516	5962-87686	$t_{MC} = 42,55,75$	110 @ 10 MHz
		16 x 16 Multiplier	64	CY7C517	5962-87686	$t_{MC} = 42,55,75$	110 @ 10 MHz
ŀ		16 x 16 Multiplier/Accumulator	64	CY7C510	5962-88733	$t_{MC} = 55, 65, 75$	110 @ 10 MHz
	Туре	Organization	Pins	Part Number	JAN/SMD Number	Speed (ns)	I _{CC} (mA @ MHz)
RISC	IU	SPARC 32 Bit Integer Unit	207	CY7C601		$t_{CYC} = 33, 25 \text{ MHz}$	TBD
	FPU	Floating Point Unit	144	CY7C602		$t_{CYC} = 25 \text{ MHz}$	TBD
	CMU	Cache Controller Memory	207	CY7C604	1	$t_{CYC} = 33, 25 \text{ MHz}$	TBD
	CITO	Management Unit	207	0170001		1010 55,25 11112	100
	CMU-MP	Cache Controller and	207	CY7C605		$t_{CYC} = 33, 25 \text{ MHz}$	TBD
1	CIVIC-IVII	Multi-Processing Memory	207	0170005		10 10 33, 23 MILE	100
		Management Unit	t				
	Size	Organization	Pins	Part Number	Packages	Speed (ns)	I _{CC} (mA @ ns)
Modules	256K	16K x 16—SRAM (JEDEC)	40	CYM1610	HD	$t_{AA} = 35, 45, 50$	330 @ 35
1.12.00u1co	1M	128K x 8—SRAM (JEDEC)	32	CYM1420	HD	$t_{AA} = 45,55$	210 @ 45
	1M 1M	64K x 16—SRAM (JEDEC)	40	CYM1620	HD	$t_{AA} = 45,55$ $t_{AA} = 45,55$	340 @ 45
ļ	1M	64K x 16—SRAM	40	CYM1621	HD	$t_{AA} = 45,35$ $t_{AA} = 30,35,45$	1250 @ 30
1	2M	64K x 32—SRAM	60	CYM1830	HD	$t_{AA} = 30, 35, 45$ $t_{AA} = 35, 45, 55$	550 @ 35
	4M	256K x 16—SRAM	48	CYM1641	HD	$t_{AA} = 35, 45, 55$ $t_{AA} = 35, 45, 55$	1760 @ 35

The Cypress facility at 3901 North First Street in San Jose, CA is DESC-certified for JAN class B production.

All of the above products are available with processing to MIL-STD-883C at a minimum. Many of these products are also available either to SMDs (Standard Military Drawings) or to JAN slash

The speed and power specifications listed above cover the full military temperature range. All power supplies are $V_{\rm CC}=5V\pm10\%$. Modules are available with MIL-STD-883C components. These modules are assembled and screened to the proposed JEDEC military processing standard for modules.

Package Codes:

D = Ceramic DIP

F = Flatpack

G = Pin Grid Array

K = Cerpack

L = LCC

Q = Windowed LCC

T = Windowed Cerpack

W = Windowed CERDIP

HD = Hermetic DIP Module

*(W) = Windowed Package

(O) = Opaque Package

22S stands for 22-pin 300 mil DIP. 24S stands for 24-pin 300 mil DIP. 28S stands for 28-pin 300 mil DIP.

CYPRESS SEMICONDUCTOR

Military Ordering Information

DESC SMD (Standardized Military Drawing) Approvals^[1]

SMD Number		Cypress ^[2]	Package	[3]	Product	
SMETA	moci	Part Number	Description	Туре	Description	
84036	09JX	CY6116-45DMB	24.6 DIP	D12	2K x 8 SRAM	
84036	09KX	CY7C128-45KMB	24 CP	K73	2K x 8 SRAM	
84036	09LX	CY7C128-45DMB	24.3 DIP	D14	2K x 8 SRAM	
84036	09XX	CY6117-45LMB	32 R LCC	L55	2K x 8 SRAM	
84036	09YX	CY7C128-45LMB	24 R LCC	L53	2K x 8 SRAM	
84036	093X	CY6116-45LMB	28 S LCC	L64	2K x 8 SRAM	
84036	11JX	CY6116-55DMB	24.6 DIP	D12	2K x 8 SRAM	
84036	11KX	CY7C128-55KMB	24 CP	K73	2K x 8 SRAM	
84036	11LX	CY7C128-55DMB	24.3 DIP	D14	2K x 8 SRAM	
84036	11XX	CY6117-55LMB	32 R LCC	L55	2K x 8 SRAM	
84036	11YX	CY7C128-55LMB	24 R LCC	D14	2K x 8 SRAM	
84036	113X	CY6116-55LMB	28 S LCC	L64	2K x 8 SRAM	
84132	02RX	CY7C167-45DMB	20.3 DIP	D6	16K x 1 SRAM	
84132	02SX	CY7C167-45KMB	20 CP	K71	16K x 1 SRAM	
84132	02YX	CY7C167-45LMB	20 R LCC	L51	16K x 1 SRAM	
84132	05RX	CY7C167-35DMB	20.3 DIP	D6	16K x 1 SRAM	
84132	05SX	CY7C167-35KMB	20 CP	K7 1	16K x 1 SRAM	
84132	05YX	CY7C167-35LMB	20 R LCC	L51	16K x 1 SRAM	
5962-85525	05TX	CY7C185-55KMB	28 CP	K74	8K x 8 SRAM	
5962-85525	05UX	CY7C185-55LMB	28 R TLCC	L54	8K x 8 SRAM	
5962-85525	05XX	CY7C186-55DMB	28.6 DIP	D16	8K x 8 SRAM	
5962-85525	05ZX	CY7C185-55DMB	28.3 DIP	D22	8K x 8 SRAM	
5962-85525	06TX	CY7C185-45KMB	28 CP	K74	8K x 8 SRAM	
5962-85525	06UX	CY7C185-45LMB	28 R TLCC	L54	8K x 8 SRAM	
5962-85525	06XX	CY7C186-45DMB	28.6 DIP	D16	8K x 8 SRAM	
5962-85525	06ZX	CY7C185-45DMB	28.3 DIP	D22	8K x 8 SRAM	
5962-85525	07TX	CY7C185-35KMB	28 CP	K74	8K x 8 SRAM	
5962-85525	07UX	CY7C185-35LMB	28 R TLCC	L54	8K x 8 SRAM	
5962-85525	07XX	CY7C186-35DMB	28.6 DIP	D16	8K x 8 SRAM	
5962-85525		CY7C185-35DMB	28.3 DIP	D22	8K x 8 SRAM	
5962-86015	01YX	CY7C187-35DMB	22.3 DIP	D10	64K x 1 SRAM	
5962-86015	01ZX	CY7C187-35LMB	22 R LCC	L52	64K x 1 SRAM	
5962-86015	02YX	CY7C187L-35DMB	22.3 DIP	D10	64K x 1 SRAM	
5962-86015	02ZX	CY7C187L-35LMB	22 R LCC	L52	64K x 1 SRAM	
5962-86015	03YX	CY7C187-45DMB	22.3 DIP	D10	64K x 1 SRAM	
5962-86015	03ZX	CY7C187-45LMB	22 R LCC	L52	64K x 1 SRAM	
5962-86015	04YX	CY7C187L-45DMB	22.3 DIP	D 10	64K x 1 SRAM	
5962-86015	04ZX	CY7C187L-45LMB	22 R LCC	L52	64K x 1 SRAM	
5962-86705	12RX	CY7C168-35DMB	20.3 DIP	D6	4K x 4 SRAM	
5962-86705	12XX	CY7C168-35LMB	20 R LCC	L51	4K x 4 SRAM	
5962-86859		CY7C166L-45KMB	24 CP	K73	16K x 4 SRAM W/OE	
5962-86859	15LX	CY7C166L-45DMB	24.3 DIP	D14	16K x 4 SRAM W/OE	
5962-86859	15UX	CY7C166L-45LMB	28 R LCC	L54	16K x 4 SRAM W/OE	
5962-86859	15XX	CY7C166L-45LMB	28 R TLCC	L54	16K x 4 SRAM W/OE	
5962-86859	16 K X	CY7C166-45KMB	24 CP	K73	16K x 4 SRAM W/OE	
5962-86859	16LX	CY7C166-45DMB	24.3 DIP	D14	16K x 4 SRAM W/OE	
5962-86859	16UX	CY7C166-45LMB	28 R LCC	L54	16K x 4 SRAM W/OE	
5962-86859	16XX	CY7C166-45LMB	28 R TLCC	L54	16K x 4 SRAM W/OE	
5962-86859	17KX	CY7C166L-35KMB	24 CP	K73	16K x 4 SRAM W/OE	
5962-86859	17LX	CY7C166L-35DMB	24.3 DIP	D14	16K x 4 SRAM W/OE	



$DESC\ SMD\ (Standardized\ Military\ Drawing)\ Approvals \cite{black}$

SMD Number	Cypress ^[2]	Package	₂ [3]	Product
SIMD Number	Part Number	Description	Туре	Description
5962-86859 17UX	CY7C166L-35LMB	28 R LCC	L54	16K x 4 SRAM W/OE
5962-86859 17XX	CY7C166L-35LMB	28 R TLCC	L54	16K x 4 SRAM W/OE
5962-86859 18KX	CY7C166-35KMB	24 CP	K73	16K x 4 SRAM W/OE
5962-86859 18LX	CY7C166-35DMB	24.3 DIP	D14	16K x 4 SRAM W/OE
5962-86859 18UX	CY7C166-35LMB	28 R LCC	L54	16K x 4 SRAM W/OE
5962-86859 18XX	CY7C166-35LMB	28 R TLCC	L54	16K x 4 SRAM W/OE
5962-86859 21KX	CY7C164L-45KMB	24 CP	K73	16K x 4 SRAM
5962-86859 21YX	CY7C164L-45DMB	22.3 DIP	D 10	16K x 4 SRAM
5962-86859 21ZX	CY7C164L-45LMB	22 R LCC	L52	16K x 4 SRAM
5962-86859 22KX	CY7C164-45KMB	24 CP	K73	16K x 4 SRAM
5962-86859 22YX	CY7C164-45DMB	22.3 DIP	D10	16K x 4 SRAM
5962-86859 22ZX	CY7C164-45LMB	22 R LCC	L52	16K x 4 SRAM
5962-86859 23KX	CY7C164L-35KMB	24 CP	K73	16K x 4 SRAM
5962-86859 23YX	CY7C164L-35DMB	22.3 DIP	D10	16K x 4 SRAM
5962-86859 23ZX	CY7C164L-35LMB	22 R LCC	L52	16K x 4 SRAM
5962-86859 24KX	CY7C164-35KMB	24 CP	K73	16K x 4 SRAM
5962-86859 24YX	CY7C164-35DMB	22.3 DIP	D10	16K x 4 SRAM
5962-86859 24ZX	CY7C164-35LMB	22 R LCC	L52	16K x 4 SRAM
5962-86873 01XX	CY7C516-42DMB	64 DIP	D30	16 x 16 Multiplier
5962-86873 01YX	CY7C516-42LMB	68 S LCC	L81	16 x 16 Multiplier
5962-86873 01ZX	CY7C516-42GMB	68 PGA	G68	16 x 16 Multiplier
5962-86873 02XX	CY7C516-55DMB	64 DIP	D30	16 x 16 Multiplier
5962-86873 02YX	CY7C516-55LMB	68 S LCC	L81	16 x 16 Multiplier
5962-86873 02ZX	CY7C516-55GMB	68 PGA	G68	16 x 16 Multiplier
5962-86873 03XX	CY7C516-75DMB	64 DIP	D30	16 x 16 Multiplier
5962-86873 03YX	CY7C516-75LMB	68 S LCC	L81	16 x 16 Multiplier
5962-86873 03ZX	CY7C516-75GMB	68 PGA	G68	16 x 16 Multiplier
5962-86875 03XX	CY7C130-55DMB	48.6 DIP	D26	1K x 8 Dual Port SRAM
5962-86875 03YX	CY7C130-55LMB	48 LCC	L68	1K x 8 Dual Port SRAM
5962-86875 03ZX	CY7C131-55LMB	52 LCC	L69	1K x 8 Dual Port SRAM
5962-86875 04XX	CY7C130-45DMB	48.6 DIP	D26	1K x 8 Dual Port SRAM
5962-86875 04YX	CY7C130-45LMB	48 LCC	L68	1K x 8 Dual Port SRAM
5962-86875 04ZX	CY7C131-45LMB	52 LCC	L69	1K x 8 Dual Port SRAM
5962-86875 11XX	CY7C140-55DMB	48.6 DIP	D26	1K x 8 Dual Port SRAM
5962-86875 11YX	CY7C140-55LMB	48 LCC	L68	1K x 8 Dual Port SRAM
5962-86875 11ZX	CY7C141-55LMB	52 LCC	L69	1K x 8 Dual Port SRAM
5962-86875 12XX	CY7C140-45DMB	48.6 DIP	D26	1K x 8 Dual Port SRAM
5962-86875 12YX	CY7C140-45LMB	48 LCC	L68	1K x 8 Dual Port SRAM
5962-86875 12ZX	CY7C141-45LMB	52 LCC	L69	1K x 8 Dual Port SRAM
5962-86875 17XX	CY7C130-35DMB	48.6 DIP	D26	1K x 8 Dual Port SRAM
5962-86875 17YX	CY7C130-35LMB	48 LCC	L68	1K x 8 Dual Port SRAM
5962-86875 17ZX	CY7C131-35LMB	52 LCC	L69	1K x 8 Dual Port SRAM
5962-86875 18XX	CY7C140-35DMB	48.6 DIP	D26	1K x 8 Dual Port SRAM
5962-86875 18YX	CY7C140-35LMB	48 LCC	L68	1K x 8 Dual Port SRAM
5962-86875 18ZX	CY7C141-35LMB	52 LCC	L69	1K x 8 Dual Port SRAM
5962-87515 05KX	CY7C261-45TMB	24 CP	T73	8K x 8 UV EPROM
5962-87515 05LX	CY7C261-45WMB	24.3 DIP	W14	8K x 8 UV EPROM
5962-87515 053X	CY7C261-45QMB	28 S LCC	Q64	8K x 8 UV EPROM
5962-87515 06KX	CY7C261-55TMB	24 CP	T73	8K x 8 UV EPROM
5962-87515 06LX	CY7C261-55WMB	24.3 DIP	W14	8K x 8 UV EPROM
5962-87515 063X	CY7C261-55QMB	28 S LCC	Q64	8K x 8 UV EPROM



$DESC\ SMD\ (Standardized\ Military\ Drawing)\ Approvals \cite{black} 1]\ ({\tt Continued})$

SMD Number	Cypress[2]	Package	[3]	Product
SIVID Number	Part Number	Description	Туре	Description
5962-87529 01KX	CY7C245-45TMB	24 CP	T73	2K x 8 Registered UV PROM
5962-87529 01LX	CY7C245-45WMB	24.3 DIP	W14	2K x 8 Registered UV PROM
5962-87529 013X	CY7C245-45QMB	28 S LCC	Q64	2K x 8 Registered UV PROM
5962-87529 02KX	CY7C245-35TMB	24 CP	T73	2K x 8 Registered UV PROM
5962-87529 02LX	CY7C245-35WMB	24.3 DIP	W14	2K x 8 Registered UV PROM
5962-87529 023X	CY7C245-35QMB	28 S LCC	Q64	2K x 8 Registered UV PROM
5962-87539 01KX	PALC22V10-25TMB	24 CP	T73	24-Pin CMOS UV E PLD
5962-87539 01LX	PALC22V10-25WMB	24.3 DIP	W14	24-Pin CMOS UV E PLD
5962-87539 013X	PALC22V10-25QMB	28 S LCC	Q64	24-Pin CMOS UV E PLD
5962-87539 02KX	PALC22V10-30TMB	24 CP	T73	24-Pin CMOS UV E PLD
5962-87539 02LX	PALC22V10-30WMB	24.3 DIP	W14	24-Pin CMOS UV E PLD
5962-87539 023X	PALC22V10-30QMB	28 S LCC	Q64	24-Pin CMOS UV E PLD
5962-87539 03KX	PALC22V10-40TMB	24 CP	T73	24-Pin CMOS UV E PLD
5962-87539 03LX	PALC22V10-40WMB	24.3 DIP	W14	24-Pin CMOS UV E PLD
5962-87539 033X	PALC22V10-40QMB	28 S LCC	Q64	24-Pin CMOS UV E PLD
5962-87650 01KX	CY7C291-50TMB	24 CP	T73	2K x 8 UV EPROM
5962-87650 01LX	CY7C291-50WMB	24.3 DIP	W14	2K x 8 UV EPROM
5962-87650 013X	CY7C291-50QMB	28 S LCC	Q64	2K x 8 UV EPROM
5962-87650 03KX	CY7C291-35TMB	24 CP	T73	2K x 8 UV EPROM
5962-87650 03LX	CY7C291-35WMB	24.3 DIP	W14	2K x 8 UV EPROM
5962-87650 033X	CY7C291-35QMB	28 S LCC	Q64	2K x 8 UV EPROM
5962-87651 01JX	CY7C282-45DMB	24.6 DIP	D12	1K x 8 PROM
5962-87651 01 KX	CY7C281-45KMB	24 CP	K73	1K x 8 PROM
5962-87651 01LX	CY7C281-45DMB	24.3 DIP	D14	1K x 8 PROM
5962-87651 013X	CY7C281-45LMB	28 S LCC	L64	1K x 8 PROM
5962-87686 01XX	CY7C517-42DMB	64 DIP	D30	16 x 16 Multiplier
5962-87686 01YX	CY7C517-42LMB	68 S LCC	L81	16 x 16 Multiplier
5962-87686 01ZX	CY7C517-42GMB	68 PGA	G68	16 x 16 Multiplier
5962-87686 01UX	CY7C517-42FMB	64 Q FP	F78	16 x 16 Multiplier
5962-87686 02XX	CY7C517-55DMB	64 DIP	D30	16 x 16 Multiplier
5962-87686 02YX	CY7C517-55LMB	68 S LCC	L81	16 x 16 Multiplier
5962-87686 02ZX	CY7C517-55GMB	68 PGA	G68	16 x 16 Multiplier
5962-87686 02UX	CY7C517-55FMB	64 Q FP	F78	16 x 16 Multiplier
5962-87686 03XX	CY7C517-75DMB	64 DIP	D30	16 x 16 Multiplier
5962-87686 03YX	CY7C517-75LMB	68 S LCC	L81	16 x 16 Multiplier
5962-87686 03ZX	CY7C517-75GMB	68 PGA	G68	16 x 16 Multiplier
5962-87686 03UX	CY7C517-75FMB	64 Q FP	F78	16 x 16 Multiplier
5962-87518 01LX	CY7C225-30DMB	24.3 DIP	D14	512 x 8 Registered PROM
5962-87518 013X	CY7C225-30LMB	28 S LCC	L64	512 x 8 Registered PROM
5962-87518 02LX 5962-87518 023X	CY7C225-35DMB CY7C225-35LMB	24.3 DIP 28 S LCC	D14 L64	512 x 8 Registered PROM
	CY7C225-35LMB CY7C225-40DMB	28 S LCC 24.3 DIP	D14	512 x 8 Registered PROM 512 x 8 Registered PROM
5962-87518 03LX 5962-87518 033X	CY7C225-40DMB CY7C225-40LMB	24.3 DIP 28 S LCC	L64	512 x 8 Registered PROM 512 x 8 Registered PROM
	 			
5962-88535 01QX	CY7C901-32DMB	40.6 DIP	D18	4-Bit Slice
5962-88535 01XX	CY7C901-32LMB	44 LCC	L67	4-Bit Slice
5962-88535 01YX	CY7C901-32FMB	42 FP	F76	4-Bit Slice
5962-88535 02QX	CY7C901-27DMB	40.6 DIP	D18	4-Bit Slice
5962-88535 02XX	CY7C901-27LMB	44 LCC	L67	4-Bit Slice
5962-88535 02YX	CY7C901-27FMB	42 FP	F76	4-Bit Slice



$DESC\ SMD\ (Standardized\ Military\ Drawing)\ Approvals \cite{black}$

SMD Number	Cypress[2]	Package	,[3]	Product
SIVIE I VANIDOI	Part Number	Description	Туре	Description
5962-88587 01VX	CY7C147-45DMB	18.3 DIP	D4	4K x 1 SRAM
5962-88587 01XX	CY7C147-45KMB	18 CP	K70	4K x 1 SRAM
5962-88587 01YX	CY7C147-45LMB	18 R LCC	L50	4K x 1 SRAM
5962-88587 02VX	CY7C147-35DMB	18.3 DIP	D4	4K x 1 SRAM
5962-88587 02XX	CY7C147-35KMB	18 CP	K70	4K x 1 SRAM
5962-88587 02YX	CY7C147-35LMB	18 R LCC	L50	4K x 1 SRAM
5962-88588 01KX	CY7C150-35KMB	24 CP	K73	1K x 4 SRAM with Reset
5962-88588 01LX	CY7C150-35DMB	24.3 DIP	D14	1K x 4 SRAM with Reset
5962-88588 01XX	CY7C150-35LMB	28 R LCC	L54	1K x 4 SRAM with Reset
5962-88588 02KX	CY7C150-25KMB	24 CP	K73	1K x 4 SRAM with Reset
5962-88588 02LX	CY7C150-25DMB	24.3 DIP	D14	1K x 4 SRAM with Reset
5962-88588 02XX	CY7C150-25LMB	28 R LCC	L54	1K x 4 SRAM with Reset
5962-88588 03KX	CY7C150-15KMB	24 CP	K73	1K x 4 SRAM with Reset
5962-88588 03LX	CY7C150-15DMB	24.3 DIP	D14	1K x 4 SRAM with Reset
5962-88588 03XX	CY7C150-15LMB	28 R LCC	L54	1K x 4 SRAM with Reset
5962-88594 02WX	CY7C122-35DMB	22.4 DIP	D8	256 x 4 SRAM
5962-88594 03WX	CY7C122-25DMB	22.4 DIP	D8	256 x 4 SRAM
5962-88612 01XX	CY7C9116-99DMB	52.8 DIP	D28	16-Bit Microprogrammed ALU
5962-88612 01YX	CY7C9116-99FMB	64 FP	F78	16-Bit Microprogrammed ALU
5962-88612 01UX	CY7C9116-99LMB	52 S LCC	L69	16-Bit Microprogrammed ALU
5962-88612 02XX	CY7C9116-75DMB	52.8 DIP	D28	16-Bit Microprogrammed ALU
5962-88612 02YX	CY7C9116-75FMB	64 FP	F78	16-Bit Microprogrammed ALU
5962-88612 02UX	CY7C9116-75LMB	52 S LCC	L69	16-Bit Microprogrammed ALU
5962-88612 03XX	CY7C9116-65DMB	52.8 DIP	D28	16-Bit Microprogrammed ALU
5962-88612 03YX	CY7C9116-65FMB	64 FP	F78	16-Bit Microprogrammed ALU
5962-88612 03UX	CY7C9116-65LMB	52 S LCC	L69	16-Bit Microprogrammed ALU
5962-88636 01KX	CY7C235-40KMB	24 CP	K73	1K x 8 Registered PROM
5962-88636 01LX	CY7C235-40DMB	24.3 DIP	D14	1K x 8 Registered PROM
5962-88636 013X	CY7C235-40LMB	28 S LCC	L64	1K x 8 Registered PROM
5962-88636 02KX	CY7C235-30KMB	24 CP	K73	1K x 8 Registered PROM
5962-88636 02LX	CY7C235-30DMB	24.3 DIP	D14	1K x 8 Registered PROM
5962-88636 023X	CY7C235-30LMB	28 S LCC	L64	1K x 8 Registered PROM
5962-88637 01KX	PLDC20G10-40KMB	24 CP	K73	Generic CMOS PLD
5962-88637 01LX	PLDC20G10-40DMB	24.3 DIP	D14	Generic CMOS PLD
5962-88637 013X	PLDC20G10-40LMB	28 S LCC	L64	Generic CMOS PLD
5962-88637 02KX	PLDC20G10-30KMB	24 CP	K.73	Generic CMOS PLD
5962-88637 02LX	PLDC20G10-30DMB	24.3 DIP	D14	Generic CMOS PLD
5962-88637 023X	PLDC20G10-30LMB	28 S LCC	L64	Generic CMOS PLD
5962-88670 01KX	PALC22V10-25KMB	24 CP	K73	24-Pin CMOS PLD
5962-88670 01LX	PALC22V10-25DMB	24.3 DIP	D14	24-Pin CMOS PLD
5962-88670 013X	PALC22V10-25LMB	28 S LCC	L64	24-Pin CMOS PLD
5962-88670 02KX	PALC22V10-30KMB	24 CP	K73	24-Pin CMOS PLD
5962-88670 02LX	PALC22V10-30DMB	24.3 DIP	D14	24-Pin CMOS PLD
5962-88670 023X	PALC22V10-30LMB	28 S LCC	L64	24-Pin CMOS PLD
5962-88670 03KX	PALC22V10-40KMB	24 CP	K73	24-Pin CMOS PLD
5962-88670 03LX	PALC22V10-40DMB	24.3 DIP	D14	24-Pin CMOS PLD
5962-88670 033X	PALC22V10-40LMB	28 S LCC	L64	24-Pin CMOS PLD



DESC SMD (Standardized Military Drawing) Approvals^[1] (Continued)

SMD Number	Cypress[2]	Package	[3]	Product	
	Part Number	Description	Туре	Description	
5962-88678 01RX	PALC16L8-40WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 01XX	PALC16L8-40QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 02RX	PALC16R8-40WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 02XX	PALC16R8-40QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 03RX	PALC16R6-40WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 03XX	PALC16R6-40QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 04RX	PALC16R4-40WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 04XX	PALC16R4-40QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 05RX	PALC16L8-30WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 05XX	PALC16L8-30QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 06RX	PALC16R8-30WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 06XX	PALC16R8-30QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 07RX	PALC16R6-30WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 07XX	PALC16R6-30QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 08RX	PALC16R4-30WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 08XX	PALC16R4-30QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 09RX	PALC16L8-20WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 09XX	PALC16L8-20QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 10RX	PALC16R8-20WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 10XX	PALC16R8-20QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 11RX	PALC16R6-20WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 11XX	PALC16R6-20QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88678 12RX	PALC16R4-20WMB	20.3 DIP	W6	20-Pin CMOS UV E PLD	
5962-88678 12XX	PALC16R4-20QMB	20 S LCC	Q61	20-Pin CMOS UV E PLD	
5962-88713 01RX	PALC16L8-40DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 01SX	PALC16L8-40KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 01XX	PALC16L8-40LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 02RX	PALC16R8-40DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 02SX	PALC16R8-40KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 02XX	PALC16R8-40LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 03RX	PALC16R6-40DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 03SX	PALC16R6-40KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 03XX	PALC16R6-40LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 04RX	PALC16R4-40DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 04SX	PALC16R4-40KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 04XX	PALC16R4-40LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 05RX	PALC16L8-30DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 05SX	PALC16L8-30KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 05XX	PALC16L8-30LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 06RX	PALC16R8-30DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 06SX	PALC16R8-30KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 06XX	PALC16R8-30LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 07RX	PALC16R6-30DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 07SX	PALC16R6-30KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 07XX	PALC16R6-30LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 08RX	PALC16R4-30DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 08SX	PALC16R4-30KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 08XX	PALC16R4-30LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 09RX	PALC16L8-20DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 09SX	PALC16L8-20KMB	20 CP	K71	20-Pin CMOS PLD	
5962-88713 09XX	PALC16L8-20LMB	20 S LCC	L61	20-Pin CMOS PLD	
5962-88713 10RX	PALC16R8-20DMB	20.3 DIP	D6	20-Pin CMOS PLD	
5962-88713 10SX	PALC16R8-20KMB	20 CP	K 71	20-Pin CMOS PLD	
5962-88713 10XX	PALC16R8-20LMB	20 S LCC	L61	20-Pin CMOS PLD	



$DESC\ SMD\ (Standardized\ Military\ Drawing)\ Approvals^{\textstyle [1]}\ ({\tt Continued})$

SMD Number	Cypress[2]	Package	[3]	Product
SIMD Number	Part Number	Description	Туре	Description
5962-88713 11RX	PALC16R6-20DMB	20.3 DIP	D6	20-Pin CMOS PLD
5962-88713 11SX	PALC16R6-20KMB	20 CP	K71	20-Pin CMOS PLD
5962-88713 11XX	Y PALC16R6-20LMB	20 S LCC	L61	20-Pin CMOS PLD
5962-88713 12RX	Y PALC16R4-20DMB	20.3 DIP	D6	20-Pin CMOS PLD
5962-88713 12SX	PALC16R4-20KMB	20 CP	K71	20-Pin CMOS PLD
5962-88713 12XX	Y PALC16R4-20LMB	20 S LCC	L61	20-Pin CMOS PLD
5962-88735 01K2	CY7C245-45KMB	24 CP	K73	2K x 8 Registered PROM
5962-88735 01LX	CY7C245-45DMB	24.3 DIP	D14	2K x 8 Registered PROM
5962-88735 013X	CY7C245-45LMB	28 S LCC	L64	2K x 8 Registered PROM
5962-88735 02KX	CY7C245-35KMB	24 CP	K73	2K x 8 Registered PROM
5962-88735 02LX	CY7C245-35DMB	24.3 DIP	D14	2K x 8 Registered PROM
5962-88735 023X	CY7C245-35LMB	28 S LCC	L64	2K x 8 Registered PROM
5962-88735 03K2	CY7C245A-35KMB	24 CP	K73	2K x 8 Registered PROM
5962-88735 03LX	CY7C245A-35DMB	24.3 DIP	D14	2K x 8 Registered PROM
5962-88735 033X	CY7C245A-35LMB	28 S LCC	L64	2K x 8 Registered PROM
5962-88735 04K2	CY7C245A-25KMB	24 CP	K73	2K x 8 Registered PROM
5962-88735 04LX	CY7C245A-25DMB	24.3 DIP	D14	2K x 8 Registered PROM
5962-88735 043X	CY7C245A-25LMB	28 S LCC	L64	2K x 8 Registered PROM

Notes:

3. Package: 24.3 DIP = 24-pin 0.300" DIP; 24.6 DIP = 24-pin 0.600" DIP
28 R LCC = 28 terminal Rectangular LCC; S = Square LCC; TLCC = Thin LCC

24 CP = 24-pin Ceramic flatpack (Configuration 1); FP = Brazed flatpack


PGA = Pin Grid Array

^{1.} SMD approvals are continually being updated. Contact your local Cypress representative for the latest update.

^{2.} Use the SMD part number as the ordering code.



SMD Ordering Information



	PRODUCTINFORMATION	
	-	2
	PROMS ====================================	3
	EPLDS ====================================	4
	LOGIC	5 .
	RISC ====================================	6 ,
	MODULES ====================================	7
	ECL	3
	MILITARY ======	9
	BRIDGEMOS	10
	QUICKPRO	1
	PLD TOOLKIT	2
	QUALITY AND ELIABILITY	13
	_	4
	PACKAGES	5 .



Section Contents

	Page Number
Description	
BridgeMOS 1024 x 4 Static RAM Separate I/O	10-1
BridgeMOS 2048 x 8 Reprogrammable Registered PROM	10-1
BridgeMOS Reprogrammable 2048 x 8 PROM	10-1
	Description BridgeMOS 1024 x 4 Static RAM Separate I/O BridgeMOS 2048 x 8 Reprogrammable Registered PROM BridgeMOS Reprogrammable 2048 x 8 PROM BridgeMOS 4-Bit Slice BridgeMOS Microprogram Sequencer BridgeMOS Microprogram Sequencer



Features

- May be driven by CMOS or TTL
- Drives fully loaded TTL
 Inputs switch at 1.5V
- Can drive CMOS to full input levels
 - $-V_{OL} = 0.2V @ I_{OL} = 20$
 - $-\dot{V}_{OH} = 0.9 V_{CC} @ I_{OH} = -20 \mu A$
- SRAM, PROM, LOGIC
- 2.0V (V_{CC}) Data Retention on all devices

Overview

The BridgeMOSTM product line from Cypress Semiconductor provides an electrical bridge between CMOS and TTL or TTL and CMOS devices. BridgeMOS devices may be driven by either TTL or CMOS devices and in turn can drive either fully loaded TTL or CMOS to full input levels. As a result, any combination of TTL and/or CMOS may be interfaced to Cypress BridgeMOS products.

All devices in the BridgeMOS product line are specified at a 2.0V ($V_{\rm CC}$) standby mode of operation. This allows the device to be powered at 2.0 volts and maintain the integrity of the data in any volatile storage element.

The output drivers in the 7CXXX Cypress products are designed for TTL signals and pull up to 2.4 volts. For

BridgeMOS, Cypress has designed an output driver which boosts the output voltage sufficiently to drive the inputs of a device to greater than 3.85 volts, thus guaranteeing that the input converter will draw minimum power. The output drivers source 20 microamps at their rated BridgeMOS levels. They will also source and drive normal TTL loads. Therefore, they are capable of driving other non-BridgeMOS loads and normal TTL loads at the same time

Although the TTL to CMOS input converters power down as described above, they switch at TTL levels and all timing is referenced to 1.5 volts. The device will operate at normal TTL levels with no AC performance degradation.

CY8C150 Selection Guide

		8C150-15	8C150-25	8C150-35
Maximum Access Time (ns)	Commercial	15	25	35
	Military		25	35
Maximum Operating Current (mA)	Commercial	100	100	100
	Military		125	125

CY8C245 Selection Guide

		8C245-35	8C245-45
Maximum Access Time (ns)		35	50
Maximum Operating	Commercial	45	45
Current (mA)	Military	80	80

CY8C291 Selection Guide

		8C291-35	8C291-50
Maximum Access Time (ns)		35	50
Maximum Operating Current (mA)	Commercial	45	45
	Military	80	80



CY8C901 Selection Guide

Read Modify-Write Cycle (min.) in ns	Operating I _{CC} (max.) in mA	Operating Range	Part Number
31	26.5	Commercial	8C901-31
32	31.0	Military	8C901-32

CY8C909/8C911 Selection Guide

	8C909-30 8C911-30	8C909-40 8C911-40
Minimum Clock to Output Cycle Time (ns)	30	40
Maximum Operating Current (mA)	15	15

PRODUCT EINFORMATION	1
	2
PROMS ====================================	3
EPLDS =	4
LOGIC	5
RISC =	6
MODULES	7
ECL ====================================	8
MILITARY	9
BRIDGEMOS ====================================	10
QUICKPRO	11
PLD TOOLKIT	12
QUALITY AND ELIABILITY	13
APPLICATION BRIEFS	14
PACKAGES ==========	15



Section Contents

Quick	Pro
Device	Number

CY3000



QuickProTM

Features


- Combined PROM, PLD, and EPROM programmer
- Programs Cypress CMOS PLDs and PROMs
- Reads bipolar PLDs and PROMs
- Easy to use, menu-driven software
- New device updates via floppy disk
- IBM-PC® plug-in card format, external ZIF-DIP socket

- Compatible with the IBM PC family of computers and plug compatibles
- Programs 24- and 28-pin NMOS and CMOS EPROMs
- One long slot and 256K bytes of memory required
- Designed for present and future NMOS and CMOS devices
- Optional LCC, PLCC, SOIC socket adapters

Description

QuickPro is a development tool for present and future CMOS PROM and PLD devices, and is used within the IBM PC and compatible environment. Older generation bipolar PLDs and PROMs required special programming voltages and current difficult to generate within the IBM PC.

QuickPro is designed for new generation of CMOS PLDs and PROMs which obsolete the older technology, and use a programming technique



0095-1



Description (Continued)

which is more compatible with low cost programming methods.

QuickPro can also program standard NMOS and CMOS EPROMs in packages up to 28 pins. And QuickPro is fast; intelligent programming is used to reduce programming time to a minimum.

OuickPro is future oriented. Each I/O pin is fully programmable, allowing the parameters and timing of each device to be handled via software. As new devices become available, they will be supported by QuickPro. Updates are managed by a simple exchange of floppy disks.

QuickPro includes a comprehensive set of commands to make programming PLDs and PROMs as easy as possible.

For PLDs, QuickPro uses the JEDEC standard data format, so present and future logic design tools such as ABELTM, CUPLTM, and PALASMTM can be used. QuickPro avoids serial download problems from a PC to a stand-alone programmer. For PROMs, QuickPro reads Intellec 86TM, Motorola S, TEK and space format files. QuickPro also reads and writes PROM PCDOS binary files for use with assemblers and compilers. QuickPro is low cost. Each workstation can have one, eliminating the inconvenience of sharing one expensive programmer. All actions are menu-driven, with complete explanations provided on-screen, in clear text. There is no need to look up manufacturer's codes in a table.

O

Program device	Write disk file
Select device type	Verify device
Edit memory	Blank check device
Display memory	Program security fuse
Change PROM memory location	Fill memory Convert PLD type
Read device	Summary display
Test PLD device	Summary display
Read disk file	

Technical Information

Size

IBM PC standard full length card. Selectable port addresses 300-31F, 320-33F, 340-35F, 360-37F hex.

Power

+ 5V	1.0 amp
± 1077	10

1.0 amp (peak) 0.4 amp average + 12 V

-12V0.05 amp

Socket Pod

This is the external socket for connection to the device to be programmed or read. It provides a 28-pin 300/600 mil socket for compatibility with a wide range of devices. Other adapters for leadless packages are also available. Five filter switches are located on the pod for bypass capacitors according to manufacturers' published programming specifications.

Memory

256K bytes of total memory is sufficient to operate Quick-Pro.

Devices Supported

Cypress CMOS PROMs:

CY7C225, CY7C235, CY7C245, CY7C245A, CY7C251, CY7C254, CY7C261, CY7C263, CY7C264, CY7C268, CY7C269, CY7C271, CY7C274, CY7C277, CY7C279, CY7C281, CY7C282, CY7C291, CY7C291A, CY7C292, CY7C292A, CY7C293A

Cypress CMOS PLDs:

PALC16L8, PALC16R4, PALC16R6, PALC16R8, PALC22V10, PLDC20G10, PLDC20RA10, CY7C330, CY7C331, CY7C332

QuickPro can read 20 and 24 pin Bipolar PLDs, for conversion to Cypress PLDs.

EPROMs: (NMOS and CMOS) 2716, 2732, 2732A, 2764, 2764A, 27128, 27256, 27512

Ordering Information

CY3000 QuickPro System (\$995.00) contains:

CY3001 QuickPro Board

CY3002 QuickPro Pod

CY3003 QuickPro System Disc Quick Pro Manual

Optional QuickPro Package Adaptors Include:

CY3004 (CY3006) 28 Lead Square (P)LCC:*

7C225, 7C235, 7C245, 7C261, 7C263, 7C264, 7C281,

7C282, 7C291, 7C292, PALC22V10

CY3005 (CY3007) 20 Lead Square (P)LCC:

16L8, 16R4, 16R6, 16R8

CY3008 (CY3009) 28 Lead Square (P)LCC: 7C269, 7C271, 7C330, 7C331, 7C332

CY3010 (CY3011) 28 Lead Square (P)LCC:

PLDC20G10

CY3012 (CY3013) 32 Lead Rectangular (P)LCC: 7C268

CY3014 28 Pin SOIC:

7C225, 7C235, 7C245, 7C251, 7C254, 7C261, 7C263, 7C264, 7C269, 7C271, 7C281, 7C282, 7C291, 7C292

CY3015 32 Pin SOIC:

7C268

CY3016 32 Pin DIP:

7C268

CY3017 (CY3018) 28 Lead Square (P)LCC: 7C251, 7C254

*Switch Settings A = PALC22V10, B = PROMs

STATIC RAMS	2
PROMS ====================================	3
EPLDS	4
LOGIC	5
RISC ====================================	6
MODULES	7
ECL	8
MILITARY	9
BRIDGEMOS ====================================	10
 QUICKPRO	11
PLD TOOLKIT	12
QUALITY AND ELIABILITY	13
	14
PACKAGES	15

PRODUCT INFORMATION



Section Contents

PLD ToolKit		Page Number
CY3101	Programmable Logic Design Tool	



PLD ToolKit

Features

- Logic Assembler, Reverse Assembler
- Concise easy to use syntax
- JEDEC read/write capability
- Integrated Waveform Logic Simulator
- Mouse Driven Simulation Editor
- Integrated menu oriented user interface
- Mouse, keyboard, command line interface
- CGA, EGA, VGA, Hercules support
- Supports all Cypress PLDs

Description


The Cypress PLD ToolKit is a sophisticated programmable logic design tool for supporting the Cypress family of programmable logic products. The ToolKit includes the ability to assemble a logic source file, interactively perform logic simulation on the result, and write a standard JEDEC output file for programming the PLD. In addition, JEDEC files may be read, simulated and reverse assembled, creating source files that may be modified and reassembled.

The PLD ToolKit runs on any standard IBM PC®, AT®, 386 or compatible Personal Computer with a CGA, EGA, VGA or Hercules display. The ToolKit features mouse, keyboard or command line interface and supports LogitechTM and Microsoft® mouse

compatibility. Command line control is provided for assembly from a source file to JEDEC file or disassembly of a JEDEC file to a source file.

The language contains syntax that allows the management of programmable logic device macrocells in all possible configurations, as well as default conditions that provide concise source files. In addition, there are language constructs called connectives that provide expressions for connecting any product term to a macrocell.

The ToolKit Simulator features waveform entry, multiple views and multisegment simulation. The Simulator provides the capability to specify initial design conditions, and "View Nodes" may be created and used to probe internal nodes in the device.



0160-1



PLD ToolKit Command Menus

Mouse Test

If no response, then check Provides the ability mouse installation to test Mouse Interface

Supports 5

Logitech and Microsoft

ESCAPE

Command Menu

Assemble Invokes Assembles
Disassemble Invokes Disassembler

Write JEDEC

Writes JEDEC Output File Reads JEDEC File into PLD

Read JEDEC Reads JI ToolKit

Simulate Options

Invokes Simulator Selects Option Menu

Information

Selects System Information

Menu

Clear ESCAPE Resets ToolKit

ESCAPE

Information

Release Number Information about the PLD
Release Date ToolKit for registration purposes

Serial Number Free Memory

Screen Size

Colors ESCAPE **Options**

Simulation Colors

Selects Simulation Colors

Menu

Menu Colors

Selects Menu Color Menu

JEDEC Brief/Annotate

Toggles JEDEC Annotated or Brief Listing

G Fuse (JEDEC Security): ON/OFF

Toggles Security Fuse

Working Directory Path ()

Sets Path to Working Di-

rectory

ESCAPE

Simulation Colors

Background Input Trace Allows the selection of colors for the Simulator Display

Output Trace

Name of Pin or Node Pin or Node Background

Trace Selected
Selected Trace Back-

ground

Memory

512K bytes of total memory is required to operate the PLD ToolKit.

Devices Supported

CYPAL16R8, CYPAL16R6, CYPAL16R4, CYPAL16L8, CYPAL22V10, CYPLD20G10, CY7C330, CY7C331

Ordering Information

CY3101 Cypress PLD ToolKit Level 1 contains:

Two 5¹/₄" Floppy Disks One 3¹/₂" Floppy Disk One Manual One Registration Card

	PRODUCT INFORMATION	1
	STATIC RAMS	2
	PROMS	3
	EPLDS	4
	LOGIC	5
	RISC ====================================	6
	MODULES ====================================	7
	ECL	8
	MILITARY	9
	BRIDGEMOS	10
	QUICKPRO	11
	PLD TOOLKIT	12
	QUALITY AND ELIABILITY	13
3 /		14
	PACKAGES	15



Section Contents

Quality and Reliability	Page Number
Ouality, Reliability and Process Flows	



Quality, Reliability and Process Flows

Corporate Views on Quality and Reliability

Cypress believes in product excellence. Excellence can only be defined by how the users perceive both our product quality and reliability. If you, the user, are not satisfied with every device that is shipped, then product excellence has not been achieved.

Product excellence does not occur by following the indusry norms. It begins by being better than one's competitors, with better designs, processes, controls and materials. Therefore, product quality and reliability are built into every Cypress product from the start.

Some of the techniques used to insure product excellence are the following:

- Product Reliability starts at the initial design inception.
 It is built into every product design from the very start.
- Product Quality is built into every step of the manufacturing process through stringent inspections of incoming materials and conformance checks after critical process steps.
- Stringent inspections and reliability conformance checks are done on finished product to insure the finished product quality requirements are met.
- Field data test results are encouraged and tracked so that accelerated testing can be correlated to actual use experiences.

Product Assurance Documents

Cypress Semiconductor uses MIL-STD-883C and MIL-M-38510H as baseline documents to determine our Test Methods, Procedures and General Specifications for semiconductors.

Customers using our Commercial and Industrial grade product receive the benefit of a military patterned process flow at no additional charge.

Product Testing Categories

Five different testing categories are offered by Cypress:

- 1) Commercial operating range product: 0° C to $+70^{\circ}$ C.
- 2) Industrial operating range product: -40° C to $+85^{\circ}$ C.
- Military Grade product processed to MIL-STD-883C;
 Military operating range: -55°C to +125°C.

- 4) SMD (Standard Military Drawing) approved product; Military operating range: -55°C to +125°C, electrically tested per the applicable Military Drawing.
- 5) JAN qualified product; Military operating range: -55°C to +125°C, electrically tested per MIL-M-38510 slash sheet requirements.

Category 1, 2, and 3 are available on all products offered by Cypress Semiconductor. Category 4 and 5 are offered on a more limited basis, dependent upon the specific part type in question.

Commercial Product Assurance Categories

Commercial grade devices are offered with two different classes of product assurance. Every device shipped, as a minimum, meets the processing and screening requirements of level 1.

- Level 1: For commercial or industrial systems where the demand for quality and reliability is high, but where field service and device replacement can be reasonably accomplished.
- Level 2: For enhanced reliability applications and commercial or industrial systems where maintenance is difficult and/or expensive and reliability is paramount.

Devices are upgraded from Level 1 to Level 2 by additional testing and a burn-in to MIL-STD-883, Method 1015.

Table 1 lists the 100% screening and quality conformance testing performed by Cypress Semiconductor in order to meet the requirements of these programs.

Military Product Assurance Categories

Only one standard product assurance category exists for JAN, SMD and Military grade products. Cypress' military grade devices are processed per MIL-STD-883C using methods 5004 and 5005 to define our screening and quality conformance procedures. The processing performed by Cypress results in a product that meets the class B screening requirements as called out by these methods. Every device shipped, as a minimum, meets these requirements.

JAN, SMD and Military grade devices supplied by Cypress are processed for applications where maintainance is difficult or expensive and reliability is paramount. Tables 2 through 6 list the screening and quality conformance testing that is performed in order to meet the processing requirements required by MIL-STD-883C and MIL-M-38510.



Table 1. Cypress Commercial and Industrial Product Screening Flows—Components

		Product Temperature Ranges				
Screen	MIL-STD-883 Method	Commercial 0°C to +70°C; Industrial -40°C to +85°C				
Screen	WILL-SID-005 Method	Lev	rel 1	Level 2		
		Plastic	Hermetic	Plastic	Hermetic	
Visual/Mechanical						
Internal Visual	2010	0.4% AQL	100%	0.4% AQL	100%	
High Temperature Storage	1008, Cond C	Not Performed	100%	Not Performed	100%	
Temperature Cycle	1010, Cond C	Not Performed	Not Performed	Not Performed	Not Performed	
Constant Acceleration	2001, Cond E,Y1 Orientation	Does Not Apply	Not Performed	Does Not Apply	Not Performed	
Hermeticity Check: Fine/Gross Leak	1014, Cond A & B; Fine Leak Cond C; Gross Leak	Does Not Apply	LTPD = 5 ; $77(1,2)$	Does Not Apply	LTPD = 5; $77(1,2)$	
Burn-in						
Pre-Burn-in Electrical	Per Device Specification	Does Not Apply	Does Not Apply	100%	100%	
Burn-in	1015	Does Not Apply	Does Not Apply	100%[2]	100%[2]	
Post-Burn-In Electrical	Per Device Specification	Does Not Apply	Does Not Apply	100%	100%	
Percent Defective Allowable (PDA)	_	Does Not Apply	Does Not Apply	5% (max)[1]	5% (max) ^[1]	
Final Electrical	Per Device Specification					
• Functional, Switching, Dynamic (AC) and	1) At 25°C and Power Supply Extremes	Not Performed	Not Performed	100%[1]	100%[1]	
Static (DC) Tests	2) At Hot Temperature and Power Supply Extremes	100%	100%	100%	100%	
Cypress Quality						
Lot Acceptance			· ·			
• External Visual	2009	[3]	[3]	[3]	[3]	
• Final Electrical	Cypress Method 17-00064	[3]	[3]	[3]	[3]	
Conformance				' '		
• Fine & Gross Leak Conformance	1014, Cond A & B; Fine Leak Cond C; Gross Leak	Does Not Apply	LTPD = 5; $77(1,2)$	Does Not Apply	LTPD = 5; $77(1,2)$	

Table 1a. Cypress Commercial and Industrial Product Screening Flows-Modules

		Product Temperature Ranges Commercial 0°C to +70°C; Industrial -40°C to +85°C		
Screen	MIL-STD-883 Method			
		Level 1	Level 2	
Burn-in Pre-Burn-in Electrical Burn-in Post-Burn-In Electrical Percent Defective Allowable (PDA)	Per Device Specification 1015 Per Device Specification	Does Not Apply Does Not Apply Does Not Apply Does Not Apply	100% 100% 100% 15%	
Final Electrical • Functional, Switching, Dynamic (AC) and Static (DC) Tests	Per Device Specification 1) At 25°C and Power Supply Extremes 2) At Hot Temperature and Power Supply Extremes	Not Performed	100% 100%	
Cypress Quality Lot Acceptance External Visual Final Electrical Conformance Fine & Gross Leak Conformance	2009 Cypress Method 17-00064 1014; Cond A & B; Fine Leak Cond C; Gross Leak	Per Cypress Module Specification [3] Does Not Apply	Per Cypress Module Specification [3] Does Not Apply	

Notes

Electrical Test is performed after burn-in. Results of this are used to determine PDA percentage.

²⁾ Burn-in is performed as a standard for 12 hours at 150°C.

³⁾ Lot acceptance testing is performed on every lot to guarantee 200 PPM average outgoing quality.



Table 2. Cypress JAN/SMD/Military Product Screening Flows

	Screening Per	Product Temperature Range: -55°C to +125°C			
Screen	Method 5004 of MIL-STD-883C	JAN	SMD/Military Product	Military Grade Module	
Visual/Mechanical					
 Internal Visual 	Method 2010, Cond B	100%	100%	N/A	
• Stabilization Bake (No End Pt. Electricals)	Method 1008, 24 Hrs Cond C, Minimum	100%	100%	N/A	
Temperature Cycling	Method 1010, Cond C	100%	100%	Optional	
Constant Acceleration	Method 2001, Cond E (Min), Y1 Orientation Only	100%	100%	N/A	
Hermeticity					
—Fine Leak	Method 1014, Cond A & B	100%	100%	N/A	
—Gross Leak	Method 1014, Cond C	100%	100%	N/A	
Burn-in • Initial (Pre-Burn-in) Electrical Parameters	Per Applicable Device Specification	100%	100%	100%	
Burn-in Test	Method 1015, 160 Hrs at 125°C Min or 80 hours at 150°C	100%	100%	100% (48 Hours at 125°C)	
• Interim (Post-Burn-in) Electrical Parameters, Percent Defective Allowable (PDA)	Per Applicable Device Specification Maximum PDA, for All Lots, 5%	100%	100%	100% (PDA 10%)	
Final Electrical Tests					
Static Tests	Method 5005, Table 1,	100% Test to	100% Test to	100% Test to	
	Subgroups 1, 2 and 3	Slash Sheet	Applicable Device	Applicable	
		l	Specification	Specification	
Dynamic and Switching	Method 5005, Table 1,	100% Test to	100% Test to	100% Test to	
Tests	Subgroups 4, 5, 6, 9,	Slash Sheet	Applicable Device	Applicable	
Functional Tests	Method 5005, Table 1,	100% Test to	Specification 100% Test to	Specification 100% Test to	
- Functional Tests	Subgroups 7 and 8	Slash Sheet	Applicable Device	Applicable	
	Subgroups / and o	Siasii Silect	Specification	Specification	
Quality Conformance Tests	-				
• Group A	Method 5005, See	Sample	Sample	Sample	
• Group B	Table 3–6 for	Sample	Sample	Sample	
• Group C	Details	Sample	Sample	Sample	
• Group D		Sample	Sample	Sample	



Table 3. Group A Test Descriptions

Cypress uses an LTPD sampling plan that was developed by the Military to assure product quality. Testing is performed to the subgroups found to be appropriate for the particular device type. All Military products have a Group A sample test performed as outlined by the particular screen flow.

Sub-	Description	Sample Size/Accept No.		
group	Description	Components	Modules	
1	Static Tests at 25°C	116/0	77/1	
2	Static Tests at Maximum Rated Operating Temperature	116/0	55/1	
3	Static Tests at Minimum Rated Operating Temperature	116/0	55/1	
4	Dynamic Tests at 25°C	116/0	77/1	
5	Dynamic Tests at Minimum Rated Operating Temperature	116/0	55/1	
6.	Dynamic Tests at Minimum Rated Operating Temperature	116/0	55/1	
7	Functional Tests at 25°C	116/0	77/1	
8	Functional Tests at Minimum and Maximum Temperatures	116/0	55/1	
9	Switching Tests at 25°C	116/0	77/1	
10	Switching Tests at Maximum Temperature	116/0	55/1	
11	Switching Tests at Minimum Temperature	116/0	55/1	

Table 4. Group B Quality Tests

Group B testing is performed for each inspection lot. An inspection lot is defined as a group of material of the same device type, package type and lead finish built within a six week seal period and submitted to Group B testing at the same time.

Sub- group	Description	Quality/Accept # or LTPD		
	Description	Components	Modules	
2	Resistance to Solvents, Method 2015	4/0	4/0	
3	Solderability, Method 2003	10	10/0	
5	Bond Strength, Method 2011	15	N/A	

Table 5. Group C Quality Tests

Group C tests for JAN product are performed on one device type from one inspection lot representing each technology. Sample tests are performed per MIL-M-38510 from each three months production of devices, which is based upon the lot inspection identification (or date) codes.

Group C tests for SMD and Military products are performed on one device type from one inspection lot representing each technology. Sample tests are performed per MIL-STD-883 from each twelve months production of devices, which is based upon the lot inspection identification (or date) codes.

End-point electrical tests and parameters are performed per detailed device specification.

Sub-	Description		LTP	D
group	Description		Components	Modules
1	Steady State Life Test, Point Electricals, Meth		5	15/2
		Method		
2	Temp Cycling	1010		
	Constant Acceleration	2001		
	Hermeticity Fine	1014	N/A	15/2
	Visual Inspection	M+1		
	End Point Electrical	M+1		

Table 6. Group D Quality Tests (Package Related)

Group D tests for JAN product are performed per MIL-M-38510 on each package type from each six months of production, based on the lot inspection identification (or date) codes.

Group D tests for SMD and Military product are performed per MIL-STD-883 on each package type from each twelve months of production, based on the lot inspection identification (or date) codes.

End-point electrical tests and parameters are performed per detailed device specification.

Sub- group	Description	Quantity/Accept # or LTPD		
group		Components	Modules	
1	Physical Dimensions, Method 2016	15	15/2	
2	Lead Integrity, Seal: Fine & Gross Leak, Methods 2004 & 1014	15 15		
3	Thermal Shock, Temp Cycling, Moisture Resistance, Seal: Fine & Gross Leak, Visual Examination, End-Point Electricals, Methods 1011, 1010, 1004 & 1014	15	15/2	
4	Mechanical Shock, Vibration - Variable Frequency, Constant Acceleration, Seal: Fine & Gross Leak, Visual Examination, End-Point Electricals, Methods 2002, 2007, 2001 & 1014	15	15/2	



Table 6. Group D Quality Tests (Package Related) (Continued)

Sub- group	Description	Quantity/Accept # or LTPD		
group		Components	Modules	
5	Salt Atmosphere, Seal: Fine & Gross Leak, Visual Exam- ination, Methods 1009 & 1014	15	15/2	
6	Internal Water-Vapor Content; 5000 ppm maximum @ 100°C. Method 1018	3/0 or 5/1	N/A	
7	Adhesion of Lead Finish, ^[1] Method 2025	15	15/2	
8	Lid Torque, Method 2024 ^[2]	5/0	N/A	

Notes:

- 1) Does not apply to leadless chip carriers.
- 2) Applies only to packages with glass seals.

Product Screening Summary

Commercial and Industrial Product

- Screened to either Level 1 or Level 2 product assurance flows
- Hermetic and Molded packages available
- Incoming Mechanical and Electrical performance guaranteed:
 - 0.1% AQL Electrical Sample test performed on every lot prior to shipment
 - 0.65% AQL External Visual Sample inspection
- Electrically tested to Cypress datasheet

Ordering Information

Product Assurance Grade: Level 1

- Order Standard Cypress part number
- Parts marked the same as ordered part number
 Ex: CY7C122-15PC, PALC22V10-25PI

Product Assurance Grade: Level 2

- Burn-in performed on all devices to Cypress detailed circuit specification
- Add "B" Suffix to Cypress standard part number when ordering to designate Burn-in option
- Parts marked the same as ordered part number
 Ex: CY7C122-15PCB, PALC22V10-25PIB

Military Product

- Product processed per MIL-STD-883C, method 5004 product test flows
- Military grade devices electrically tested to:
 - Cypress datasheet specifications

OR

SMD (Standard Military Drawing) devices electrically tested to military drawing specifications

OR

- JAN devices electrically tested to slash sheet specifications
- All devices supplied in Hermetic packages
- Quality conformance assured: Method 5005, Groups A, B, C and D performed as part of the standard process flow
- Burn-in performed on all devices
 - Cypress detailed circuit specification for non-JAN devices

OR

- Slash sheet requirements for JAN products
- AC, DC, Functionally and Dynamically tested at 25°C as well as temperature and power supply extremes on 100% of the product in every lot
- JAN product manufactured in a DESC certified facility Ordering Information

JAN Product:

- Order per Military document
- Marked per Military document

Ex: JM38510/28901BVA

SMD Product:

- Order per Military document
- Marked per Military document

Ex: 5962-8684601EA

Military Grade Product:

- Order per Cypress standard Military part number
- Marked the same as ordered part number

Ex: CY7C122-25DMB

Military Modules

- Military Temperature Grade Modules are designated with a 'M' suffix only. These modules are screened to standard combined flows and tested at both Military temperature extremes.
- MIL-883C Equivalent Modules are processed to proposed JEDEC standard flows for MIL-883C compliant modules. All 883C equivalent modules are fully compliant 883C components.

0032-1




Product Quality Assurance Flow—Components

		I	Product Quality Assurance Flow—Components
AREA	PROCESS	Y	PROCESS DETAILS
QC	INCOMING MATERIALS INSPECTION	abla	ALL INCOMING MATERIALS ARE INSPECTED TO DOCUMENTED PROCEDURES COVERING THE HANDLING, INSPECTION, STORAGE, AND RELEASE OF RAW MATERIALS USED IN THE MANUFACTURE OF CYPRESS PRODUCTS. MATERIALS INSPECTED ARE: WAFERS, MASKS, LEADFRAMES, CERAMIC PACKAGES AND/OR PIECE PARTS, MOLDING COMPOUNDS, GASES, CHEMICALS, ETC.
FAB	DIFFUSION / ION IMPLANTATION		SHEET RESISTANCE, IMPLANT DOSE, SPECIES AND CV CHARACTERISTICS ARE MEASURED FOR ALL CRITICAL IMPLANTS AND ON EVERY PRODUCT RUN. TEST WAFERS MAY BE USED TO COLLECT THIS DATA INSTEAD OF ACTUAL PRODUCTION WAFERS. IF THIS IS DONE, THEY ARE PROCESSED WITH THE STANDARD PRODUCT PRIOR TO COLLECTING SPECIFIC DATA. THIS ASSURES ACCURATE CORRELATION BETWEEN THE ACTUAL PRODUCT AND THE WAFERS USED TO MONITOR IMPLANTATION.
FAB	OXIDATION		SAMPLE WAFERS AND SAMPLE SITES ARE INSPECTED ON EACH RUN FROM VARIOUS POSITIONS OF THE FURNACE LOAD TO INSPECT FOR OXIDE THICKNESS. AUTOMATED EQUIPMENT IS USED TO MONITOR PIN HOLE COUNTS FOR VARIOUS OXIDATIONS IN THE PROCESS. IN ADDITION, AN APPEARANCE INSPECTION IS PERFORMED BY THE OPERATOR TO FURTHER MONITOR THE OXIDATION PROCESS.
FAB	PHOTOLITHOGRAPHY / ETCHING	Þ	APPEARANCE OF RESIST IS CHECKED BY THE OPERATOR AFTER THE SPIN OPERATION. ALSO, AFTER THE FILM IS DEVELOPED, BOTH DIMENSIONS AND APPEARANCE ARE CHECKED BY THE OPERATOR ON A SAMPLE OF WAFERS AND LOCATIONS UPON EACH WAFER. FINAL CD'S AND ALIGNMENT ARE ALSO SAMPLE INSPECTED ON SEVERAL WAFERS AND SITES ON EACH WAFER ON EVERY PRODUCT RUN.
FAB	METALIZATION	申	FILM THICKNESS IS MONITORED ON EVERY RUN. STEP COVERAGE CROSS-SECTIONS ARE PERFORMED ON A PERIODIC BASIS TO INSURE COVERAGE.
FAB	PASSIVATION	ø	AN OUTGOING VISUAL INSPECTION IS PERFORMED ON 100% OF THE WAFERS IN A LOT TO INSPECT FOR SCRATCHES, PARTICLES, BUBBLES, ETC. FILM THICKNESS IS VERIFIED ON A SAMPLE OF WAFERS AND LOCATIONS WITHIN EACH GIVEN WAFER ON EACH RUN. PINHOLES ARE MONITORED ON A SAMPLE BASIS WEEKLY.
FAB	QC VISUAL OF WAFERS	+	
FAB	E-TEST	中	SAMPLE ELECTRICAL TEST IS PERFORMED FOR FINAL PROCESS ELECTRICAL CHARACTERISITICS ON EVERY RUN.
FAB	QC MONITOR OF E-TEST DATA	中	WEEKLY REVIEW OF ALL DATA TRENDS; RUNNING AVERAGES, MINIMUMS, MAXIMUMS, ETC. ARE REVIEWED WITH PROCESS CONTROL MANAGER
TEST	WAFER PROBE / SORT	中	VERIFY FUNCTIONALITY, ELECTRICAL CHARACTERISTICS, STRESS TEST DEVICES
TEST		ASSEM ID TE	

(Continued)



Product Quality Assurance Flow—Components (Continued)






Product Quality Assurance Flow—Components (Continued)

	POST MOLD CURE PER CYPRESS METHOD FOR MOLDING COMPOUND STABILIZATION BAKE METHOD 1008, COND C TEMPERATURE CYCLE ⁽¹⁾ METHOD 1010, COND C		
	$\frac{\text{CENTRIFUGE}^{(1)}}{\text{METHOD 2001, COND E, Y1 ORIENTATION}}$	Y	
	FINE AND GROSS LEAK TEST ⁽²⁾ PER METHODS EQUIVALENT TO METHOD 1014, COND A OR B; FINE LEAK METHOD 1014, COND C; GROSS LEAK	P	
P	LEAD TRIM / FORM LEAD TRIM AND FORM FOR PLASTIC DEVICES, LEAD TRIM FOR HERMETIC DEVICES (WHERE APPLICABLE)		
0	LOT ID - PLASTIC DEVICES MARK WAFER LOT ON DEVICES; LASER MARK ON PLASTIC DEVICES		
Þ	LEAD PREP / FINISH (SOLDER DIP) PREPARE LEADS FOR SOLDER DIP, SOLDER DIP DEVICES AND INSPECT FOR UNIFORM SOLDER COVERAGE	P	
中	QC PROCESS MONITOR VERIFY WORKMANSHIP AND SOLDER COVERAGE	中	
	LOT ID - HERMETIC DEVICES MARK WAFER LOT ON DEVICES	9	
	FINE AND GROSS LEAK SAMPLE TEST ⁽²⁾ METHOD 1014, COND A OR B; FINE LEAK METHOD 1014, COND C; GROSS LEAK	-	
P	EXTERNAL VISUAL INSPECTION INSPECT FOR WORKMANSHIP, CONSTRUCTION, CRACKED OR BROKEN DEVICES, BENT LEADS, CRAZING, CASTELLATION ALIGNMENT AND SOLDER COVERAGE. MIL-STD-883, METHOD 2009		0032-3

(Continued)






Notes:

^{1.} Temp Cycle and Centrifuge performed per Applicable Product Screening Flow.


^{2.} JAN/SMD/Military grade products are 100% Fine and Gross Leak tested and sample tested after wafer lot I.D. Commercial grade devices received sample test only. Sample size is per Commercial Product Screening Flow.



Product Quality Assurance Flow-Modules









Reliability Monitor Program

The Reliability Monitor Program is a documented Cypress procedure that is described in Cypress specification #25-00008 which is available to Cypress customers upon request. This specification describes a procedure that provides for periodic reliability monitors to insure that all Cypress products comply with established goals for reliability improvement and to minimize reliability risks for

Cypress customers. The Reliability Monitor Program is designed to monitor key products within each generic process family. This procedure requires that detailed failure analysis be performed on all test rejects and the corrective actions be taken as indicated by the analysis. A summary of the Reliability Monitor Program test and sampling plan is shown below.

Reliability Monitor Program Sampling Plan

Test Description	Duration	Sample Size	Frequency ^[1]
Early Failure Rate (EFR)			
150°C HTOL	12 Hours	200	Weekly
125°C HTOL	80 Hours	200	Bi-weekly
Latent Failure Rate (LFR)]	
150°C HTOL	1000 Hours	200	Monthly
125°C HTOL	2000 Hours	200	Monthly
High Temp Steady State Life (HTSSL)			
150°C HTOL	168 Hours	100	Weekly
150°C HTOL (1 lot/quarter extended)	1000 Hours	100	Quarterly
Plastic Package Data Retention (DRET)			
165°C Bake	1000 Hours	55	Bi-weekly
Hermetic Package Data Retention (DRET)			
250°C Bake	1000 Hours	55	Monthly
Pressure Cooker (PCT)			
121°C/100% R.H.	288 Hours	55	Weekly
Pre-conditioned Temperature-Humidity Life (PCTH)			
96 Hrs. PCT + Biased 85°C/85% R.H.	1000 Hours	55	Every 6 Weeks
High-Acceleration Saturation (HAST)			
Biased 121°C/85% R.H.	200 Hours	55	Every 6 Weeks
Temperature Cycle (T/C)			
-65° C to $+150^{\circ}$ C	15 Cycles	55	Weekly
-65°C to +150°C (1 lot/quarter extended)	1000 Cycles	55	Quarterly

Note:

¹⁾ Maximum period between samples is listed. More frequent sampling may occur.

PRODUCT ====================================	1
INFORMATION	•
STATIC RAMS	2
PROMS	3
EPLDS	4
LOGIC	5
RISC ====================================	6
MODULES =	7
ECL ====================================	8
MILITARY ====================================	9
BRIDGEMOS ====================================	10
QUICKPRO	11
PLD TOOLKIT	12
QUALITY AND RELIABILITY	13
APPLICATION BRIEFS	14
PACKAGES	15



Section Contents

Application Briefs	Page Number
AM Input and Output Characteristics	
ower Characteristics of Cypress Products	
in-Out Compatibility Considerations of SRAMs and PROMs	14-15



Application Briefs RAM Input Output Characteristics

Introduction to Cypress RAMs

Cypress Semiconductor Corporation uses a speed optimized CMOS technology to manufacture high speed static RAMs which meet and exceed the performance of competitive bipolar devices while consuming significantly less power and providing superior reliability characteristics. While providing identical functionality, these devices exhibit slightly differing input and output characteristics which provide the designer opportunities to improve overall system performance. The balance of this application note describes the devices, their functionality and specifically their I/O characteristics.

PRODUCT DESCRIPTION

The five parts in Figure 1 constitute three basic devices of 64, 1024 and 4096 bits respectively. The 7C189 and 7C190 feature inverting and non-inverting outputs respectively in a 16 x 4 bit organization. Four address lines address the 16 words, which are written to and read from over separate input and output lines. Both of these 64 bit devices have separate active LOW select and write enable signals. The 256 x 4 7C122 is packaged in a 22 pin DIP, and features separate input and output lines, both active LOW and active HIGH select lines, eight address lines, an active LOW output enable, and an active LOW write enable. Both the




Figure 1. RAM Block Diagrams






Figure 1. RAM Block Diagrams (Continued)

7C148 and 7C149 are organized 1024 x 4 bits and feature common pins for the input and output of data. Both parts have 10 address lines, a single active LOW chip select and an active LOW write enable. The 7C148 features automatic power down whenever the device is not selected, while the 7C149 has a high speed, 15 ns, chip select for applications which do not require power control. This family of high speed static RAMs is available with access times of 15 to 45 ns with power in the 300 to 500 mW range. They are designed from a common core approach, and share the same memory cell, input structures and many other characteristics. The outputs are similar, with the exception of output drive, and the common I/O optimization for the 7C148 and 7C149. For more detailed information on these products, refer to the available data sheets.

GENERIC I/O CHARACTERISTICS

Input and output characteristics fall generally into two categories, when the area of operation falls within the normal limits of $V_{\rm CC}$ and $V_{\rm SS}$ plus or minus approximately 600 mV, and abnormal circumstances, when these limits are exceeded. Inputs under normal operating conditions are voltages that switch between logic "0" and logic "1". We will consider operation in a positive true environment and therefore a logic "1" is more positive than a logic "0". The I/O characteristics of the devices we are concerned with are what is considered to be TTL compatible. Therefore a logic "1" is 2.0V, while a logic "0" is 0.8V. The input of a device must be driven greater than 2.0V, not to exceed $V_{\rm CC}$ + 0.6V to be considered a logic "1" and, to less than 0.8V, but not less than $V_{\rm SS}$ – 0.6V, to be considered a logic "0".

Output characteristics represent a signal that will drive the input of the next device in the system. Since the levels we are dealing with are TTL, we may assume that the V_{IL} and

VIH values of 0.8 and 2.0V referenced above are valid. In consideration of noise margin however, driving the input of the next stage to the required VIL or VIH is not sufficient. Noise margins of 200 to 400 mV are considered more than adequate, and therefore the VOH we deal with is 2.4V while the V_{OL} is 0.4V, providing a noise margin of 400 mV. Since the driven node consists of both a resistive and a capacitive component, output characteristics are specified such that the output driver is capable of sinking IOL at the specified Vol., and capable of sourcing IoH at Voh. Since the values of IOL and IOH differ depending on the device, these values are shown in Table 1. Outputs have one other characteristic that we need to be concerned with, Output Short Circuit Current or Ios. This is the maximum current that the output will source when driving a logic "1" into VSS. We need to be concerned for two reasons. First, the output should be capable of supplying this current for some reasonable period of time without damage, and second, this is the current that charges the capacitive load when switching the output from a "0" to a "1" and will control the output rise time.

Since memories such as these are often tied together, we are also concerned about the output characteristics of the devices when they are deselected. All of the devices in this family feature three state outputs such that in addition to their active conditions when selected, when deselected, the outputs are in a high impedance condition which does not source or sink any current. In this condition, as long as the input is driven in its normal operating mode, it appears as an open, with less than 10 μ A of leakage. Thus to any other device driving this node, it is non-existent.





TECHNOLOGY DEPENDENCIES AND BENEFITS

ome of the products in this application note were originaly produced in a BIPOLAR technology, some have since een re-engineered in NMOS technology and Cypress has ow produced them in a speed optimized CMOS technoloy. There are both technology dependencies and benefits elative to the design of input and output structures that re associated with each technology. The designer who ses these products should be knowledgeable of these charcteristics and how they can benefit or impede a design ffort. One of the most obvious is that both NMOS and MOS device inputs are high impedance, with less than 10 tA of input leakage. Bipolar devices, however, require that he driver of an input sink current when driving to V_{IL}, but ppear as high impedance at VIH levels. This is due to the act that the input of a bipolar device is the emitter of a ipolar NPN type device with its base biased positive. The ias is what establishes the point at which the input changs from requiring current to be sourced to high impedance and is 1.5V. This switching level is the reason that AC neasurements are done at the 1.5V level. Although NMOS and CMOS device inputs do not change from low to high mpedance, great care is taken to balance their switching hreshold at 1.5V. To a system designer this allows fanout o consider only capacitive loading with MOS devices vhile bipolar has both a capacitive and DC component. The other input characteristic which differs from bipolar to MOS is the clamp diode structure. This structure exists in oth MOS and bipolar, however in MOS that uses BIAS GENERATOR techniques, all high speed MOS devices, he diode does not become forward biased until the input goes more negative than the substrate bias generator plus one diode drop. Since the bias generator is usually about -3V this has the effect of removing the clamping effect.

I/O Parameters

CMOS/NMOS/BIPOLAR INPUT CHARACTERISTICS

Although NMOS, CMOS and BIPOLAR technologies differ widely, the I/O characteristics tend to fall into two areas. The traditional characteristics are the TTL derivatives that have been covered above, and are documented in Table 1. With the exception of the differences in input impedance between MOS and BIPOLAR devices all three technologies are used to produce TTL compatible products. The second camp is the true CMOS interface where signals swing from VSS to VCC. These interface specifications define a "1" as greater than V_{CC} - 1.5V and a "0" as less than V_{SS} + 1.5V. In addition, loads are primarily capacitive. Only devices produced in a CMOS technology are capable of behaving in this manner. CMOS devices can, however, handle both TTL and CMOS inputs. Devices such as the ones described in this application note have input characteristics depicted in Figure 2.




Figure 2. Input Voltage vs. Current

Table 1. DC Parameters

Parameters	Description	Test Conditions	7C122		7C148/9		7C189/90		Units
1 arameters	Description	rest conditions		Min. Max. Mir	Min.	Max.	Min.	Max.	Cinto
V _{OH}	Output High Voltage	$V_{CC} = Min., I_{OH} = -5.2 \text{ mA}$	2.4		2.4		2.4		v
v_{OL}	Output Low Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4	V
V _{IH}	Input High Voltage		2.1	v_{cc}	2.0	v_{cc}	2.0	v_{cc}	V
v_{IL}	Input Low Voltage		-3.0	0.8	-3.0	0.8	-3.0	0.8	V
I _{IL}	Input Low Current	$V_{CC} = Max., V_{IN} = V_{SS}$		10		10		10	μΑ
I _{IH}	Input High Current	$V_{CC} = Max., V_{IN} = V_{CC}$		10		10		10	μΑ
I _{OFF}	Output Current (High Z)	$V_{OL} < V_{OUT} < V_{OH}, T_A = Max.$	-10	+10	-10	+10	- 10	+10	μΑ
_	Output Short	$V_{CC} = Max., 0^{\circ}C < T_A < 70^{\circ}C$		-70		-90		-275	mA
I_{OS}	Circuit Current	$V_{OUT} = V_{SS}, -55^{\circ}C < T_{A} < 125^{\circ}C$		-80		-90		-350	mA



When operated in the TTL range, they perform normally. Operated in full CMOS mode, an additional benefit of power savings is realized as the current consumed in the input converter decreases as the input voltage rises above 3.0V, or falls below 1.5V. Since the input signal is in the 1.5 to 3.0V range only when transitioning between logic states, the power savings in a large array with true CMOS inputs can be significant. With input signals on over half of the pins of a device, significant savings in a large system can be realized by using CMOS input voltage swings even in TTL systems.

Switching Characteristics

Although this application note does not directly deal with the AC characteristics of high speed RAMs, the input and output characteristics of these devices have a great deal to do with the actual AC specifications. Conventionally, all AC measurements associated with high speed devices are done at 1.5V and assume a maximum rise and fall time. This eliminates the variations associated with the various configurations that the device will be used in (as a figure of merit when testing the device) but, does not mean that the designer can ignore these influences when designing a system. Maximum rise and fall time is usually found in the notes included on every data sheet. For the products referred to in this application note, a 10 ns maximum rise and fall time is specified for all devices with access times equal to or greater than 25 ns and a 5 ns maximum rise and fall time for all devices with access times less than 25 ns. The AC load and its Thévenin equivalent in Figure 3 represent the resistive and capacitive components of load which the devices are specified to drive. With either of these loads, the device will be required to source or sink its rated output current at its specified output voltage. The capacitance stresses the ability of the device output to source or sink sufficient current to slew the outputs at a high enough rate to meet the AC specifications. The high impedance load is a convenience to testing when trying to determine how rapidly the output enters a high impedance condition. Once the output enters a high impedance mode, the resistive divider will charge the capacitance until equilibrium is reached. Allowing for noise margin, testing for a 500 mV change is normal. By using a smaller capacitance

than normal, the change will occur more quickly, allowin a more accurate determination of entry into the high im pedance state.

SWITCHING THRESHOLD VARIATIONS

Switching threshold variations along with input rise and fall times can have an effect on the performance of any device. Input rise and fall times are under the control of the designer, and are primarily affected by capacitive loading the driver and bus termination techniques. Switching threshold is affected by process variations, changes in $V_{\rm CL}$ and temperature. Compensation of these variables is the territory of the manufacturer, both at the design stage and the manufacturing of the device. Combined threshold shift over full military temperature ranges and process variations average less than 100 mV. This translates directly to $V_{\rm IL}$ and $V_{\rm IH}$ variations which track well within the noise margins of normal system design particularly since the $V_{\rm OL}$ and $V_{\rm OH}$ changes track to the same 100 mV.

Input Protection Mechanisms THE ELECTROSTATIC DISCHARGE PHENOMENON

Because of their extremely high input impedance and rela tively low (approximately 30V) breakdown voltage, MOS devices have always suffered from destruction caused by ESD (Electro Static Discharge). This has caused two ac tions. First, major efforts to design input protection circuit without impeding performance has resulted in MOS devices that are now superior to bipolar devices. Second, care in handling semiconductors is now common practice. In terestingly enough, bipolar products that once did not suf fer from ESD have now suddenly become sensitive to the phenomenon, primarily because new processing technology involving shallow junctions is in itself sensitive. MOS devices are in many cases now superior to bipolar products A sampling of competitive BIPOLAR and NMOS 64 bit 1K bit and 4K bit products reveals breakdown voltages as low as $\pm 150V$ to greater than $\pm 2001V$ magnitudes. The circuit in Figure 4 is used to protect Cypress products against ESD. It consists of two thick oxide field transistors wrapped around an input resistor and a thin oxide device




Figure 3. Test Loads




Figure 4. Input Protection Circuit

with a relatively low breakdown voltage of approximately 12V. Large input voltages cause the field transistors to turn in discharging the ESD current harmlessly to ground. The hin oxide transistor breaks down when the voltage across exceeds the 12V level and it is protected from destruction by the current limiting of Rp. The combination of these wo structures provides ESD protection greater than 1250V, the limit of the testing equipment available. In adition, repeated applications of this stress do not cause a legradation that could lead to eventual device failure as observed in functionally equivalent devices.

CMOS Latchup

The parasitic bipolar transistors shown in Figure 5 result in a built-in silicon controlled rectifier illustrated in Figure 6. Under normal circumstances the substrate resistor R_{SUB} is connected to ground. Therefore, whenever the signal on the pin goes below ground by one diode drop, current flows

from ground through R_{SUB} forward biasing the lower transistor in the effective SCR. If this current is sufficient to turn on the transistor, the upper PNP transistor is forward biased, the SCR turns on and normally destroys the device. Several solutions are obvious, decreasing the substrate resistance, or adding a substrate bias generator are two. The bias generator technique has several additional benefits, however, such as threshold voltage control which increases device performance and is employed in all Cypress products, along with guard rings which effectively isolate input and output structures from the core of the device and thus effectively decrease the substrate resistance by short circuiting the current paths. Latchup can potentially be induced at either the inputs or outputs. In true CMOS output structures as discussed above, the output driver has a PMOS pullup which creates additional vertical bipolar PNP transistors compounding the latchup problem. Additonal isolation using the guard ring technique can be used to solve this problem, at the expense of additional silicon




Figure 5. CMOS Cross Section and Parasitic Circuits



Substrate Bias Generator




Figure 6. Parasitic SCR and Bias Generator

area. Since all of the devices of concern here require TTL outputs, the problem is totally eliminated through the use of an NMOS pullup.

LATCHUP CHARACTERISTICS Inducing Latchup for Testing Purposes

Care needs to be exercised in testing for latchup since it is normally a destructive phenomena. The normal method is to power the device under test with a supply that can be current limited, such that when latchup is induced, insufficient current exists to destroy the device. Once this setup exists, driving the inputs or outputs with a current, and measuring the point at which the power supply collapses will allow non-destructive measurement of the latchup characteristics of the devices under question. In actual testing, with the device under power, individual inputs and outputs are driven positive and negative with a voltage and the current measured at which the device latches up. This provides the DC latchup data for each pin on the device as a function of trigger current.

Measurement of Latchup Susceptibility

Actually measuring the latchup characteristics of devices should encompass ranges of reasonable positive and negative currents for trigger sources. Depending on the device, latchup can occur as low as a few mA to as high as several hundred mA of sink or source current. Devices which latch at trigger currents of less than 20 to 30 mA are in danger of encountering system conditions that will cause latchup failure.

Competitive Devices

Although there are few devices directly competitive with the Cypress devices covered in this application note, the latchup characteristics of the closest functionally similar devices were measured. The results show devices that latchup at as low as 10 mA all the way to devices that can sustain greater than 100 mA of trigger current without latchup. The Cypress devices covered in this document car sustain greater than 200 mA without incurring latchup, far more than is possible to encounter in any reasonable system environment.

Elimination of Latchup in Cypress RAMs

Since the latchup characteristic is one that inherently exists in any CMOS device, rather than change the laws of physics, we design to minimize its effects over the operating environment that the device must endure. These include temperature, power supply and signal levels as well as process variations. There are several techniques employed to eliminate the latchup phenomenon. Two of them involve moving the trigger threshold outside the operating range as to make it impossible to ever encounter it. These are either using low impedance, epitaxial, substrates and/or a substrate bias generator. The use of a low impedance substrate has the effect of increasing the undershoot voltage required to generate the required trigger current that causes latchup. A substrate bias generator has two effects which help to eliminate latchup. First, by biasing the substrate at a negative, -3.0V, voltage, the parasitic diodes can not be forward biased unless the undershoot exceeds the -3V by at least one diode drop. Second, if undershoot is this severe the impedance of the bias generator itself is sufficient to deter sufficent trigger from being generated. The bias generator has one additional noticeable characteristic, it effectively removes the input clamp diode. This is due to the anode of the diode connecting to the substrate which is at -3.0V. Therefore, even though the diode exists as shown in Figure 4, DC signals of -3.0V do not forward bias the diode and exhibit the clamp condition. The benefits of this are apparent in higher noise tolerance as substrate currents due to input undershoot do not occur.





Figure 7. Bias Generator Characteristics








Figure 8. Input V/I Characteristics

Figures 8 and 9 represent the voltage and current characteristics of the devices discussed in this application brief. Figure 8 is characteristic of an input pin, and Figure 9 an output pin in a high impedance state. In Figure 8, the input povers + 12V to -6V, well outside the +7V to -3V specification. Referring to Figure 4 to understand these characteristics, when the input voltage goes negative, the thin oxide transistor acts as a forward biased diode and the

Figure 9. Output V/I Characteristics

slope of the curve is set by the value of R_P . As the input voltage goes positive, only leakage current flows. The output characteristics in *Figure 9* show the same phenomenon, with the exception that, since this is not an input, no protection circuit exists, and therefore no R_P exists. An equivalent thin film device acts as a clamp diode which limits the output voltage to approximately -1V at -5 mA.



Power Characteristics of Cypress Products

Introduction

SCOPE AND PURPOSE

This document presents and analyzes the power dissipation characteristics of Cypress products. The purpose of this document is to provide the user with the knowledge and the tools to manage power when using Cypress CMOS products.

DESIGN PHILOSOPHY

The design philosophy for all Cypress products is to achieve superior performance at reasonable power dissipation levels. The CMOS technology, the circuit design techniques, architecture and the topology have been carefully combined in order to optimize the speed/power ratio.

SOURCES OF POWER DISSIPATION

Power is dissipated within the integrated circuit as well as external to it. Both internal and external power have a quiescent (or DC) component and a frequency dependent component. The relative magnitudes of each depend upon the circuit design objectives. In circuits designed to minimize power dissipation at low to moderate performance, the internal frequency dependent component is significantly greater than the DC component. In the high performance circuits designed and manufactured by Cypress, the internal frequency dependent power component is much less than the DC component. The reason for this is that a large percentage of the internal power is dissipated in linear circuits such as sense amplifiers, bias generators and voltage/current references that are required for high performance.

External Power Dissipation

The input impedance of CMOS circuits is extremely high. As a result, the DC input current is essentially zero (10 μ A or less). When CMOS circuits drive other CMOS circuits there is practically no DC output current. However,

when CMOS circuits drive either bipolar circuits or DC loads, external DC power is dissipated. It is standard practice in the semiconductor industry to NOT include the current from a DC load in the device I_{CC} specification. Cypress supports this practice. It is also standard practice to NOT include the current required to charge and discharge capacitive loads in the data sheet I_{CC} specification. Cypress also supports this standard practice.

Frequency Dependent Power

CMOS integrated circuits inherently dissipate significantly less power than either bipolar or NMOS circuits. In the ideal digital CMOS circuit there is no direct current path between $V_{\rm CC}$ and $V_{\rm SS}$; in circuits using other technologies such paths exist and DC power is dissipated while the device is in a static state.

The principal component of power dissipation in a power-optimized CMOS circuit is the transient power required to charge and discharge the capacitances associated with the inputs, outputs, and internal nodes. This component is commonly called CV²f power and is directly proportional to the operating frequency, f. The corresponding current is given by the formula

$$I_{CC}(f) = CVf.$$

The primary sources of frequency dependent power are due to the capacitances associated with the internal nodes and the output pins. For "regular" logic structures, such as RAMs, PROMs and FIFOs the internal capacitances are "balanced" so that the same delay and, therefore, the same frequency dependent power is dissipated independent of the location that is addressed. This is not true for programmable devices such as PALs because the capacitive loading of the internal nodes is a function of the logic implemented by the device. In addition, PALs and other types of logic devices may contain sequential circuits so the input frequency and the output frequency may be different.

The capacitance of each input pin is typically 5 pF, so its contribution to the total power is usually insignificant.

Note

The Cypress Power/Speed Program, which implements the equations in this application note, is available from Cypress for your use on personal computers.



Introduction (Continued)

Derivation of Applicable Equations

The charge, Q, stored on a capacitor, C, that is charged to a voltage, V, is given by the equation;

$$Q = CV.$$
 EQ. 1

Dividing both sides of equation 1 by the time required to charge and discharge the capacitor (one period or T) yields;

$$\frac{Q}{T} = \frac{CV}{T}$$
 EQ. 2

By definition, current (I) is the charge per unit time and

$$f=\frac{1}{T}.$$

Therefore.

$$I = CVf.$$
 EQ. 3

The power (P = VI) required to charge and discharge the capacitor is obtained by multiplying both sides of equation 3 by V.

$$P = VI = CV^2f EQ.4$$

It is standard practice to make the assumption that the capacitor is charged to the supply voltage (V_{CC}) so that

$$P = V_{CC}I = C [V_{CC}]^2f \qquad EQ. 5$$

The total power consumption for a CMOS integrated circuit is dependent upon:

- the static (quiescent or DC) power consumption.
- the internal frequency of operation
- the internal equivalent (device) capacitance
- the number of inputs, their associated capacitance, and the frequency at which they are changing
- the number of outputs, their associated capacitance, and the frequency at which they are changing

In equation form:

$$P_D = [(C_{IN})(F_{IN}) + (C_{INT})(F_{INT}) + (C_{LOAD})(F_{LOAD})]$$

$$[V_{CC}]^2 + I_{CC} (quiescent) V_{CC}.$$
EQ. 6

The first three terms are frequency dependent and the last is not. This equation can be used to describe the power dissipation of every IC in the system. The total system power dissipation is then the algebraic sum of the individual components.

The relative magnitudes of the various terms in the equation are device dependent. Note that equation 6 must be modified if all of the inputs, internal nodes or all of the outputs are not switching at the same frequency. In the general case, each of the terms is of the form C1 F1 + C2 F2 + C3 F3 + ... Cn Fn. In practical reality the terms are estimated using an equivalent capacitance and frequency.

Transient Power: Input Buffers and Internal

In the N-well CMOS inverter, the P-channel pullup transistor and the N-channel pulldown transistor (which are in series with each other between V_{CC} and V_{SS}) are never on

at the same time. This means that there is no direct current path between $V_{\rm CC}$ and ground, so that the quiescent power is very nearly zero. In the real world, when the input signal makes the transition through the linear region (i.e., between logic levels) both the N-channel and the P-channel rransistors are partially turned ON. This creates a low impedance path between $V_{\rm CC}$ and $V_{\rm SS}$, whose resistance is the sum of the N-channel and P-channel resistances. These gates are used internally in Cypress products.

DC or Static Power

In addition to the conventional gates there are sense amplifiers, input buffers and output buffers, bias generators and reference generators that all dissipate power. The RAMs and FIFOs also have memory cells that dissipate standby power whether the IC is selected or not. The PROM and PAL® products have EPROM memory cells that do not dissipate as much standby power as a RAM cell.

Power Down Options

Many of the Cypress static RAMs have power down options that enable the user to reduce the power dissipation of these devices by approximately an order of magnitude when they are not accessed. The technique used is to disable or turn-off the input buffers and the sense amplifiers.

Worst Case Device Power Specifications

All Cypress products are specified with I_{CC} under worst, worst, worst case conditions. This means that the V_{CC} voltage is at its maximum (5.5V), the operating temperature is at its minimum, which is 0°C for commercial product and $-55^{\circ}C$ for military product and all inputs are at $V_{IN}=1.5V$.

ICC TEMPERATURE DEPENDENCE

For all Cypress products operating under all conditions, the $I_{\rm CC}$ current increases as the temperature decreases. The $I_{\rm CC}$ temperature coefficient is -0.12% per °C. To calculate the percentage change in $I_{\rm CC}$ from one temperature to another, this temperature coefficient is multiplied by the temperature difference.

If, for example, it is required to calculate the expected reduction in I_{CC} if either a commercial or a military grade Cypress IC is operated at room temperature (25°C), the calculations are:

For commercial products

 $[0-25]\times[-0.12\%]=3\%$ less I_{CC} at room temperature than at 0°C.

For military products

 $[-55-(25)]\times[-0.12\%]=9.6\%$ less $I_{\rm CC}$ at room temperature than at $-55^{\circ}{\rm C}.$

Procedure

The procedure will be to develop a general purpose power dissipation model that applies to all of the Cypress CMOS products and to then present tables so that users can estimate typical and worst case power dissipations for each product. The data will be presented in chart form as functions of product type and capacitance, that is: SRAM, PROM, PAL or Logic; including FIFOs.






Figure 1. Power Dissipation Model

0059-

Power Dissipation Model

A general purpose power dissipation model for all Cypress integrated circuits is shown in Figure 1.

The procedure will be to isolate the four components of power dissipation described by equation 6 by controlling the inputs to the IC. The quiescent ($I_{\rm CC}$) current is measured with the inputs to the IC at 0.4V or less. Under this condition the input buffers and output buffers (unloaded DC wise) draw only leakage currents. All other direct currents are due to the substrate bias generator, sense amplifiers, other internal voltage or current references and NMOS memory circuits.

At $V_{\rm IN}=1.5V$ the input buffers draw maximum $I_{\rm CC}$ current. The total current is measured and the quiescent current subtracted to find the total input buffer $I_{\rm CC}$ current. The current per input buffer is then calculated by dividing the total input buffer current by the number of input buffers.

INPUT BUFFERS

Three different types of input buffers are used in Cypress products. For purposes of illustration they are referred to as types A, B and C. Table 1 lists the maximum ICCs.

Table 1. Types of Input Buffers

Buffer Type	I _{CC} (max. in mA)
A	1.3
В	0.8
С	0.6

The schematics and input characteristics for the three types of buffers are illustrated in Figure 2. A circle on the gate of a transistor means that it is a P-channel device.

As can be seen from the figure, the input buffers draw essentially zero I_{CC} current when V_{IN} is 0.4V or less or

(except for type A) when V_{IN} is 4V or more. In other words, if the inputs are driven "rail to rail" the B and C input buffers will dissipate power only during the input signal transitions.

To reach these levels the input pins should be either driven by a CMOS driver or by a TTL driver whose output does not drive any other TTL inputs.

When the inputs are driven by the minimum TTL levels ($V_{IH}=2V,\,V_{IL}=0.8V$) each input buffer draws 20% more I_{CC} current than if it were driven rail to rail.




Figure 2A




Figure 2B Type A

0059-4

0059-8



Power Dissipation Model (Continued)

DUTY CYCLE CONSIDERATIONS

The input characteristics of the type B (Figure 2D) and the ype C (Figure 2F) buffers may be approximated by triangles symmetric about the $V_{\rm IN}=1.5V$ points, whose amplitudes are 0.8 mA and 0.6 mA, respectively. Therefore, between the $V_{\rm IN}=0.5V$ and $V_{\rm IN}=3.5V$ points the average current is one-half the peak current, or 0.4 mA and 0.3 mA, respectively. In most systems the input signal slew ates are two volts per nanosecond or greater so the input ransitions occur quickly. Under these conditions the duty cycle of the input buffers must be considered.






Figure 2C



0059-6 Figure 2D



0.6 0.5 1.5 3.5 V_{IN} (V)

Figure 2F Type C

For example, if the CY7C167-35 RAM were used with input signals having a slew rate of two volts per nanosecond it would take

$$[3.5V - 0.5V] \times \frac{1}{2V/ns} = 1.5 \text{ ns}$$

for the input signals to go through the 3V transition. During the transition each input buffer would be drawing 0.3 mA of current from the $I_{\rm CC}$ supply. However, this time is only 1.5 ns/35 ns = 0.0429 or 4.29% of the access cycle. Therefore, the actual input buffer transient current is only 0.0429 \times 0.3 mA = 0.01287 mA. It will be shown that this is insignificant in most power calculations.

INPUT BUFFER FREQUENCY DEPENDENT CURRENT

This is the current required to charge and discharge the capacitance associated with each input buffer. The capacitance is typically 5 pF and the voltage swing is typically 4V.

Using equation 3;
$$I = CVf$$

$$I_{CC}(f) = 5 \times 10^{-12} \times 4 \times f.$$

$$I_{CC}(f) = 20 \times 10^{-12} f.$$

CORE AND OUTPUT BUFFERS

The memory array will have a standby power dissipation due to the substrate bias generator, reference generators, sense amplifiers, and polyload RAM cells or EPROM cells. This current is measured with $V_{\rm IN}=0V$, so that the input buffers draw no current. Under these conditions the output buffers will draw only leakage current and dissipate essentially no power.

The output buffers have N-channel pullup devices that cause the output voltage level to reach $V_{OH} = V_{CC} - 1V$.

The capacitance of the output buffers, including stray capacitance, is typically 10 pF.

If
$$C_L = 10 \text{ pF}$$
, $V_{OH} \approx 4 \text{V}$.


Again, using equation 3, $I_{CC}(f) = 40 \times 10^{-12} f$ for the output buffers.



Current Measurement

INSTANTANEOUS CURRENT

Figure 3 illustrates the instantaneous current drawn by a Cypress RAM. The instantaneous power is calculated by multiplying this current times the constant supply voltage, V_{CC}. Most of the power is dissipated in the time corresponding to the access time. This is also true for PROMs and PALs.



 $I_1 = Quiescent I_{CC}$

Figure 3. RAM I_{CC}

AVERAGE CURRENT

The current measurement unit in an automatic tester integrates the instantaneous current over the measurement cycle and arrives at an equivalent average current. In other words, the average current, I2, during time TCY is equal to the area between the instantaneous current, i (t), and the X axis during TCY. Therefore, when the frequency is decreased, the "current pulse" is (figuratively) spread over a longer time, so the average current is proportionately less.

DC Load Current

Note that the preceding calculations have not accounted for any DC loads. The user must calculate these separately.

Product Characteristic Tables

The following tables are listed to enable the user to calculate the current requirements for Cypress products. CINT is the equivalent device internal capacitance, ICC (Q) is the quiescent or DC current and I_{CC(MAX)} is the maximum ICC current (as specified on the data sheet) for the commercial operating temperature range. Conditions are V_{CC} = 5V and $T_A = 25$ °C.

STATIC RAMS

Table 2

Part No.	Buffer Type		No. Outputs			I _{CC (Max.)} (mA)
CY7C122/123	A	16	4	24	50	90
CY7C128	В	14	8	27	59	120
CY7C147	В	15	1	34	28	90
CY7C148/149	В	12	1	32	45	90
CY7C150	В	18	4	20	44	90

Table 2 (Continued)

Part No.	Buffer Type	1	No. Outputs		I _{CC} (Q) (mA)	I _{CC (Max.} (mA)
CY7C161/162	В	22	4	300	13	70
CY7C164	В	20	4	300	13	70
CY7C166	В	21	4	300	13	70
CY7C167	С	17	1	75	25	70
CY7C168/169	·C	18	4	75	50	70
CY7C170	В	18	4	50	33	90
CY7C171/172	В	18	4	100	27	70
CY7C185/186	В	25	- 8	330	13	100
CY7C187	В	19	1	150	7	100
CY7C189/190	В	10	4	21	32	90

PROMs

Table 3

Part No.	Buffer Type		No.* Outputs		I _{CC} (Q) (mA)	I _{CC(Max.} (mA)
CY7C225	В	12	8	32	35	90
CY7C235	В	13	8	35	35	90
CY7C245	В	13	8	35	50	90
CY7C251	С	18	8	43	9.5	100
CY7C254	С	18	8	43	35	100
CY7C261/3/4	C	14	8	60	45	100
CY7C268	C	19	1/8	60	60	100
CY7C269	C	17	1/8	60	60	100
CY7C281/282	В	14	-8	35	35	100
CY7C291/292	В	14	8	35	50	100

^{*/}Bidirectional pins

PALs

For the 16L8, 16R8, 16R6 and 16R4 the number of inputs and outputs is, within limits, user configurable. All use type B buffers.

Table 4

Part No.	C _{INT} (pF)	I _{CC} (Q) (mA)	I _{CC(Max.)} (mA)			
PALC16L8/R8/R6/R4	40	25	45			
PLDC20G10	50	30	55			
PALC22V10	50	40	80			
PLDCY7C330	300	42	120			

LOGIC PRODUCTS

Table 5

Part No.	Buffer Type		No.* Outputs		I _{CC} (Q) (mA)	I _{CC(Max.)} (mA)
CY7C401	В	6	6	53	30	75
CY7C402	В	7	7	53	30	75
CY7C403	В	7	6	53	30	75
CY7C404	В	8	7	53	30	75
CY7C408	В	11	12	100	42	135
CY7C409	В	11	13	100	42	135
CY7C428/9	С	14	12	190	18	80
CY7C510	C	24	19/16	60	30	100
CY7C516	С	28	16/16	60	30	100
CY7C517	С	28	16/16	60	30	100
CY3341	В	6	6	53	30	45
CY7C601	С	25	19/64	950	89	600

 $I_2 = Average I_{CC}$

i(t) = Instantaneous I_{CC}



Product Characteristic Tables (Continued)

Table 5 (Continued)

Table 3 (Continued)							
Part No.	Buffer Type		No.* Outputs		I _{CC} (Q) (mA)	I _{CC(Max.)} (mA)	
CY7C901	С	24	10/4	160	25	80	
CY7C909	C	21	5	80	25	55	
CY7C910	C	22	16	150	2.6	70	
CY7C911	C	13	5	80	25	55	
CY7C9101	С	36	22/4	70	30	60	
CY7C9116	C	22	1/20	1000	35	150	
CY7C9117	С	38	1/4	1000	35	150	

/Bidirectional pins

Static RAM Example

To illustrate how to use the preceding tables and perform he required calculations the following example is provided

Estimate the typical I_{CC} current for the CY7C169-35 RAM at room temperature ($T_A=25^{\circ}C$) and $V_{CC}=5V$. Assume the duty cycle is 100% at the specified access time. Calculate typical and worst case I_{CC} (all inputs and outputs changing) with output loading of 10 pF.

From the RAM product characteristic table;

inputs = 18

outputs = 4

 $C_{INT} = 75 pF$

 $I_{CC}(Q) = 50 \text{ mA}$

TRANSIENT INPUT BUFFER CURRENT

The input buffers on the CY7C169 are type C, so the average current is 0.3 mA. If the input signal level transitions are 4V and the transition times are 2 V/ns, the transition time is:

$$Tt = \frac{4V}{2 V/ns} = 2 ns.$$

The duty cycle is then;

2 ns/35 ns = 0.057.

Therefore, each input buffer draws

$$0.3 \text{ mA} \times 0.057 = 0.0171 \text{ mA}.$$

If all inputs change, the total transient input buffer current is

$$18 \times 0.0171 = 0.31 \,\mathrm{mA}$$
.

CVf Input Buffer Current

$$I = CVf C_{IN} = 5 pF$$

$$I = 0.57 mA V = 4V$$

f = 1/35 ns

 $Total = 18 \times 0.57 = 10.28 \text{ mA}$

Internal CVf Current

$$I = CVf$$
 $C_{INT} = 75 \text{ pF}$
 $I = 10.71 \text{ mA}$ $V = 5V$
 $f = 1/35 \text{ ns}$

Output CVf Current

$$I = CVf C_{OUT} = 10 pF$$

$$I = 1.15 mA V = 4V$$

$$f = 1/35 ns$$

$$Total = 4 \times 1.15 = 4.6 mA$$

The Quiescent Current is 50 mA

The Total Current At TCY = 35 ns is:

 Input Transient
 0.31 mA

 Input CVf
 10.28 mA

 Internal CVf
 10.71 mA

 Output CVf
 4.6 mA

 Quiescent
 50 mA

Total I_{CC} 75.9 mA (all inputs/outputs changing)

Note that the worst case transient current is 25.9 mA.

If one-half of the inputs and outputs change this is reduced to 12.95 mA, which gives a total current of 63 mA (typical I_{CC}).

If the duty cycle is 10% the transient current is reduced to 1.3 mA, which results in a total current of 51.3 mA.

Note also that the Input CVf current and the output CVf current would have the same values for a bipolar device.

WORST, WORST, WORST CASE ICC.

Next, let's estimate the I_{CC} for worst case V_{CC} and low temperature, in addition to all inputs and outputs changing and compare it with the I_{CC} specified on the data sheet.

The I_{CC} current will be greater at high V_{CC} , which is 5.5V or 1.1 \times the nominal 5V V_{CC} . The increase in I_{CC} due to the lower temperature is 3%, so the total increase is 13%. These factors apply to the internal CVf current (10.71 mA), the output CVf current (4.6 mA), and the quiescent current (50 mA), (total 65.31 mA).

Total I_{CC} = Input Transient I_{CC}+Input CVf I_{CC}+ $[Internal CVf + Output CVf + I_{CC}(Q)] \times 1.13$ $I_{CC} = 0.31 + 10.28 + [65.31] \times 1.13 = 84.4 \text{ mA}.$

This is approximately 94% of the 90 mA specified on the data sheet.

Note, however, that the data sheet $I_{\rm CC}$ maximum does NOT include the output CVf current.

Typical I_{CC} Versus Frequency Characteristic

The $I_{\rm CC}$ versus frequency curves for all Cypress products have the same basic shape, which is illustrated by the PAL 16R8 curve of Figure 4. The current remains essentially constant at the quiescent $I_{\rm CC}$ value until the frequency increases to the point where the capacitances begin to cause appreciable currents. This point depends upon the capacitances (input, internal, and output), the number of inputs and outputs, the rate at which they change, and the voltage levels that they are switched between. For Cypress products this point is in the 1–10 MHz range.



Typical I_{CC} Versus Frequency Characteristic (Continued)

The PAL 16R8 devices that were tested to obtain the data for the curve were exercised such that all inputs and all outputs changed every cycle. Curve A shows the total I_{CC} current for a 50 pF load on each of the eight outputs. Curve B shows the total I_{CC} current when the outputs are disabled. The B curve results from the input and the internal capacitances. In most applications the actual operation of the device will be somewhere between the A and B curves.

The A and B curves may be extrapolated backwards until they intersect the quiescent current (point C in Figure 4).

Point C is approximately 5.6 MHz. This gives the user a easy to use approximate formula to calculate the $I_{\rm CC}$ current.

For frequencies less than 5.6 MHz

$$I_{CC} = I_{CC}(Q) = 25 \text{ mA}$$

For frequencies greater than 5.6 MHz

 $I_{CC} = I_{CC}(Q) + 3.5 \text{ mA per MHz (all outputs changing)}$

 $I_{CC} = I_{CC}(Q) + 0.5 \text{ mA per MHz}$ (no outputs changing)

Frequency in Hertz




Figure 4. Typical I_{CC} vs f

0059-



Pin-Out Compatibility Considerations of SRAMs and PROMs

When looking for pin compatible replacements for PROMs, there are a number of key parameters that must be met. This application brief discusses the non-electrical parameters of pin-out and programming involved in finding socket compatible second sources for PROMs. Comparison with the selection of a socket compatible SRAM second source is provided. Additionally, an example of a verified conversion from the Motorola 68764 to the Cypress CY7C264, a PROM conversion that is not address line compatible, is presented.

Ignoring the AC/DC characteristics, finding a second source for an SRAM is relatively simple. As long as the power, ground, control (chip select, read, write), address, and data lines are on the same pins the devices should be compatible. Specifically, on SRAMs, the address and data lines need not be numbered identically between the two devices being compared for them to function identically in the same socket. As an example, on several Cypress SRAMs, the address pin numbering is not the same as some of our competitors. Let's look at a simplified example that illustrates why this is not a problem. Let's assume that we have a new device, the 2 bit x 4 location SRAM:




Figure 1. Example 2 x 4 Simplified SRAMs

Note that the inferior pin-out chosen by the Brand "X" 2 x 4 assigns Address line 2 (A2) to pin 1 whereas the superior pin-out used by the Cypress device has A1 at pin 1, etc. It is our assertion that these simplified devices are pin compatible. Let's assume that our engineering staff designed an infrared scanning pattern recognizing toaster oven with the Brand "X" data sheet. Just as your company is about to ramp into volume production, Brand "X" sends out an End Of Life notice on their 2 x 4, because they are converting all of their capacity to making DRAM memories. At this point, you have no desire to layout a new PC board, so let's take a look at how these devices would look in your design

In this case, μP is a microprocessor interfacing to the SRAM. What is of key importance is that the data read from a given address generated by the microprocessor is




Figure 2. Example System with 2 x 4 SRAMs

the same as data written to the same location earlier. With the SRAM, any inconsistency between the Address and Data line numbering does not really matter because the data read will be the same as the data previously written. This occasionally causes some concern with customers who have not seen this before. To illustrate our point, suppose that we write a value of 1 (μ P:D2,D1 = 0,1) at location 2 $(\mu P:A2,A1 = 1,0)$. If we read location 2, we will obtain the value 1 that was written, because the address presented to the SRAM during the read is the same as the address for the previous write. Similarly, the data read will be in the same bit order as presented during the previous write to the location. As far as our system is concerned, the two SRAM devices are compatible. The only difference, which is not significant to our system, is where the data was physically stored inside the SRAM. In the Cypress device, the µP address of 2 (μ P:A2,A1 = 1,0) actually stored the data at SRAM location 2 (Cypress: A2,A1 = 0,1). In the brand X RAM, the data is physically stored in location 1. However, the address translation is transparent to the μP . Since the same location is accessed for the subsequent reads, the difference in address numbering between the two devices doesn't really matter to our system. Similarly, any numbering difference on the data lines doesn't matter either. The point that is of primary importance here is that for SRAMs, all writes and reads are generated in your system, and so long as the address and data lines are on the same pins, differences in the numbering don't matter.

For PROMs, the scenario becomes slightly more complex. Since PROMs are programmed using a programmer that is separate from the system in which they are used, it becomes more difficult to substitute a PROM with a device that does not have the same address and/or data pin



numbering. Let's assume that our Hi-Tek toaster oven's 2 x 4 are now PROMs. If we programmed each location with data, we would find that the Cypress device would not work properly when used in the Brand "X" designed socket. In this case our programmer put the data at location 2, and board would read this data when the microprocessor requested the data at location 1. Additionally, the data bits will be swapped on this read. What a mess! It becomes apparent that it is easiest to replace this PROM with a device that has the same address and data line numbering. There are still methods that we can use that will allow us to use the Cypress 2 x 4 PROM in this socket.

The objective in trying to make the Cypress PROM work in the foreign pin-out socket is to have the data read by the system be the same as the data read when the Brand "X" device is used. In our 2 x 4 example, there are two problems-address line numbering mismatch and Data line numbering mismatch. Let's first address the data line mismatch. As it stands, data that was written in as bit1,bit2 is read as bit2, bit1 or swapped. If we were able to change our PC Board layout, we could fix this problem by swapping the printed traces for D1 and D2. Unfortunately, this would prevent the use of the Brand "X" device on our board. We can internally swap the data bits in the Cypress device, then they would be in the correct order. This swapping of the data bits in the Cypress device can be achieved through several means. First, we might modify our programming adapter such that D2 and D1 are swapped from the normal order when programming the part. Then when the device is read, we would get the bits in the same order as presented by the Brand "X" device. This is not a recommended method of solving the problem, because modifying programmers tends to make the manufacturer of the programmer unhappy. A second method of solving this problem is to alter the binary image of the PROM contents such that bits D1 and D2 are swapped in a file on your computer's disk, then using this altered binary image file to program the Cypress PROM. This is less likely to cause damage than modifying a programmer, but requires some skill in altering the binary file. Finally, the easiest solution to this problem is to trick the PROM programmer into swapping the bits for you. If you set your programmer for the Cypress device type, read a programmed Brand "X" device into memory, then program the Cypress part with the image in programmer memory, the bits will have been swapped for you. Let's look at how this works.

1) Brand "X" 2 x 4	:Bit 2, Bit 1
2) Programmer (Cypress)	:Bit 1, Bit 2
3) Cypress 2 x 4	:Bit 1, Bit 2
4) System Board uP	:Bit 2, Bit 1

Figure 3. PROM Bit Swapping with Programmer

From the diagram above, we can see that the bits in the Brand "X" device are stored in the order Bit2,Bit1. This is the same order that the μ P will read them on our board. When we set the programmer to read the Cypress part, the data lines are logically swapped from the Brand "X" ordering. Thus when we read the Brand "X" part, the data bits will be swapped as shown. When the Brand "X" part is removed from the socket, and the Cypress device is plugged in and programmed, the bits will be programmed into the Cypress part in this same 'reversed' order. When we place the Cypress part into our board, the bits will be

swapped again due to the difference in numbering between the Cypress part and the board layout, and the μP will get the data in the correct order.

The second problem that exists is the difference in address line numbering. This problem can be resolved in exactly the same manner as the data swap problem. By simply setting the programmer to the Cypress device type, reading the Brand "X" part, then programming the Cypress part, any addressing differences will be solved allowing the use of the Cypress device. The difference here is that the location of data words will be swapped to allow for the difference in pin-outs, just as the bits were swapped in the data line mismatch case.

Many programmers will allow you to read a device different than the part selected, complaining only during a program if the device types do not match. With such a programmer, carrying out the above procedures to convert a PROM should not present a problem. However, there are some programmers that will not allow the user to read a device if it is different from the part selected. These programmers will prevent our method from working. Fortunately, the Cypress' CY3000 QuickPro programmer will allow this approach to solving our problem. Cypress Field Applications Engineers, Sales Offices and Distributors can use their QuickPro to generate a Cypress master PROM that can be used as a source for copying with un-cooperative programmers.

As an example of such a conversion, the Motorola 68764 8K x 8 PROM has a similar pin-out to the Cypress 7C264 with the exception of address lines 10, 11, and 12.

Pin	Cypress 7C264	Motorola 68764
21	A10	A12
19	A11	A10
18	A12	A11

Figure 4. Cypress 7C264 vs. Motorola 68764 Pin-Out

The following procedure will program a Cypress 7C264 such that it will work properly in a socket designed to accept Motorola device.

- 1) Invoke the Cypress QuickPro (or other usable programmer) and select the Cypress 7C264 as the device to be programmed.
- 2) Place the Motorola part in the programmer adapter socket and read the device. Optionally write the device contents to a disk file.
- 3) Place a Cypress 7C264 into the programmer adapter socket and program the part. Optionally the contents of the disk file may be read as the source for programming.

The programmed device will now work in the Motorola designed socket.

Summary

If the pins used for power, ground, control, address, and data line numbering are the same for two devices, they may be used in the same socket if the other electrical parameters are compatible. Differences in Address and Data line numbering are of no consequence in SRAM use. Differences in Address and Data line numbering in a PROM device can be compensated for by using a simple programming procedure.

	PRODUCT	1
	INFORMATION	
	STATIC RAMS	2
	PROMS	3
	'	
	EPLDS	4
	LOGIC	5
	RISC ====================================	6
	MODULES ====================================	7
	MODULES	/
	ECL	8
	MILITARY	9
	'	
	BRIDGEMOS ====================================	10
	QUICKPRO	11
	PLD TOOLKIT	12
		10
	QUALITY AND ELIABILITY	13
	APPLICATION BRIEFS	14
_		
	PACKAGES ====================================	15_
_		



Section Contents

Packages	Page Number



Thermal Management and Component Reliability

One of the key variables determining the long-term reliability of an integrated circuit is the junction temperature of the device during operation. Long-term reliability of the semiconductor chip degrades proportionally with increasing temperatures following an exponential function described by the Arrhenius equation of the kinetics of chem-

ical reactions. The slope of the logarithmic plots is given by the activation energy of the failure mechanisms causing thermally activated wear out of the device (Figure 1).

Typical activation energies for commonly observed failure mechanism in CMOS devices are shown in Table 2.




Figure 1. Arrhenius plot, which assumes a failure rate proportional to EXP ($-E_A/kT$) where E_A is the activation energy for the particular failure mechanism



Table 2. Failure Mechanisms and Activation Energies in CMOS Devices

		
Approximate Activation Energy (EQ)		
0.3 eV		
0.3 eV		
0.6 eV		
0.9 eV		
0.5-1.0 eV		
1.0 eV		
1.0 eV		
1.0 eV		
1.3 eV		
1.4 eV		

To reduce thermally-activated reliability failures, Cypress Semiconductor has optimized both their low power generating 1.2 μ CMOS device fabrication process and their high heat dissipation packaging capabilities. Table 3 demonstrates this optimized thermal performance by comparing bipolar, NMOS and Cypress high speed 1K SRAM CMOS devices in their respective plastic packaging environments under standard operating conditions.

Table 3. Thermal Performance of Fast 1K SRAMS in Plastic Packages

Technology	Bipolar	NMOS	Cypress CMOS
Device Number	93422	9122	7C122
Speed (ns)	30	25	25
I _{CC} (mA)	150	110	60
V _{CC} (V)	5.0	5.0	5.0
P _{MAX} (MW)	750	550	300
Package RTH (JA) (°C/W)	120	120	70
Junction Temperature (°C) at Data Sheet P _{MAX} *	160	136	91

^{*}Tembient = 70°C

The Cypress 7C122 device, during its normal operation, experiences a 91°C junction temperature, whereas competitive devices in their respective packaging environments see a 45°C and 69°C higher junction temperature. In terms of relative reliability life expectancy, assuming a 1.0 eV activation energy failure mechanisms, this translates into an improvement in excess of two orders of magnitude (100X) over the bipolar 93422 device and more than one order of magnitude (30X) over the NMOS 9122 device.

Thermal Performance Data of Cypress Component Packages

The thermal performance of a semiconductor device in its package is determined by many factors, including package design and construction, packaging materials, chip size, chip thickness, chip attachment process and materials, package size, etc.

Thermal Resistance (θ_{JA} , θ_{JC})

For a packaged semiconductor device, heat generated near the junction of the powered chip causes the junction temperature to rise above the ambient temperature. The total thermal resistance is defined as,

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

and θ_{JA} physically represents the temperature differential between the die junction and the surrounding ambient at a power dissipation of 1 watt.

The junction temperature is given by the equation:

$$T_{J} = T_{A} + P [\theta_{JA}] = T_{A} + P [\theta_{JC} + \theta_{CA}]$$

where:

$$\theta_{JC} = \frac{T_J - T_C}{P}$$
 and $\theta_{CA} = \frac{T_C - T_A}{P}$

T_A = Ambient temperature at which the device is operated; Most common standard temperature of operation equals 70°C

 T_J = Junction temperature of the IC chip

 T_C = Temperature of the case (package)

P = Power at which the device operates

 $\theta_{\rm JC} =$ Junction to case thermal resistance

 $\theta_{\rm JA}$ = Junction to ambient thermal resistance

 $\theta_{\rm CA}$ = Case to ambient thermal resistance

The junction-to-ambient environment is a still-air environment where the device is inserted into a low-cost standard device socket and mounted on a standard .062" G10 PC board. For junction-to-case measurements, the same assembly is immersed into a constant temperature liquid reservoir approaching infinite heat sinking for the heat dissipated from the package surface.

The thermal resistance values of Cypress standard packages are graphically illustrated in *Figures 4* through 7. Each envelope represents a spread of typical Cypress integrated circuit chip sizes (upper boundary = 5000 Mils², lower boundary = 30,000 Mils²) in their thermally optimized packaging environment.

All thermal characteristics are measured using the TSP (Temperature Sensitive Parameter) test method described in MIL STD 883C, Method 1012.1. A thermal silicon test chip, containing a 25Ω diffused resistor to heat the chip and a calibrated TSP diode to measure the junction temperature, is used for all characterizations.

0064-2

0064-3






Figure 4. Thermal Resistance of Cypress Plastic DIP Packages




Figure 5. Thermal Resistance of Cypress Cerdip Packages

15

0064-4






Figure 6. Thermal Resistance of Cypress Hermetic Chip Carriers (HLCC)




Figure 7. Thermal Resistance of Cypress SOICs



Packaging Materials CYPRESS PLASTIC PACKAGES INCORPORATE:

- High thermal conductivity copper lead frame.
- Molding compound with high thermal conductivity.
- Silver filled conductive epoxy as die attach material.
- · Gold bond wires.


CYPRESS CERDIP PACKAGES INCORPORATE:

- High conductivity Alumina substrates.
- Silver filled glass as die attach material.
- Alloy 42 lead frame.
- Aluminum bond wires.




Package Diagrams


16 Lead (300 MIL) Cerdip D2




18 Lead (300 MIL) Cerdip D4



20 Lead (300 MIL) Cerdip D6




22 Lead (400 MIL) Cerdin D8







22 Lead (300 MIL) Cerdip D10




24 Lead (600 MIL) Cerdip D12



24 Lead (300 MIL) Cerdip D14




28 Lead (600 MIL) Cerdip D16







40 Lead (600 MIL) Cerdip D18



32 Lead (600 MIL) Cerdip D20




28 Lead (300 MIL) Cerdip D22






48 Lead (600 MIL) Sidebraze DIP D26





52 Lead (900 MIL) Bottombraze DIP D28







64 Lead (900 MIL) Bottombraze DIP D30
















16 Lead Rectangular Flatpack F69




18 Lead Rectangular Flatpack F70



20 Lead Rectangular Flatpack F71




24 Lead Rectangular Flatpack F73






42 Lead Rectangular Flatpack F76




48 Lead Quad Flatpack F78 (Preliminary)







64 Lead Quad Flatpack F90 (Preliminary)




68 Pin Grid Array Package G68














28 Pin Windowed Leaded Chip Carrier H64











44 Pin Windowed Leaded Chip Carrier H67






68 Pin Windowed Leaded Chip Carrier H81







20 Lead Plastic Leadless Chip Carrier J61




28 Lead Plastic Leadless Chip Carrier J64



32 Lead Plastic Leadless Chip Carrier J65




44 Lead Plastic Leadless Chip Carrier J67






52 Lead Plastic Leadless Chip Carrier J69




68 Lead Plastic Leadless Chip Carrier J81







16 Lead Rectangular Cerpack K69




18 Lead Rectangular Cerpack K70



20 Lead Rectangular Cerpack K71




24 Lead Rectangular Cerpack K73






28 Lead Rectangular Cerpack K74












18 Pin Rectangular Leadless Chip Carrier L50




22 Pin Rectangular Leadless Chip Carrier L52



20 Pin Rectangular Leadless Chip Carrier L51




24 Pin Rectangular Leadless Chip Carrier L53







28 Pin Rectangular Leadless Chip Carrier L54




32 Pin Rectangular Leadless Chip Carrier L55



20 Pin Square Leadless Chip Carrier L61




24 Pin Square Leadless Chip Carrier L63







28 Pin Square Leadless Chip Carrier L64



44 Pin Square Leadless Chip Carrier L67












68 Pin Square Leadless Chip Carrier L81






18 Lead (300 MIL) Molded DIP P3






20 Lead (300 MIL) Molded DIP P5




22 Lead (400 MIL) Molded DIP P7 PIN 1 DIMENSIONS IN INCHES MIN. MAX. 0.340 0.040 0.060 0.060 0.060 0.065 0.005 0.0065 0.0065 0.0065 0.0065 0.0065 0.0065 0.0065 0.0065

22 Lead (300 MIL) Molded DIP P9




24 Lead (600 MIL) Molded DIP P11







24 Lead (300 MIL) Molded DIP P13/P13A




28 Lead (600 MIL) Molded DIP P15




40 Lead (600 MIL) Molded DIP P17




28 Lead (300 MIL) Molded DIP P21














32 Pin Windowed Rectangular Leadless Chip Carrier Q55



20 Pin Windowed Square Leadless Chip Carrier Q61





28 Pin Windowed Leadless Chip Carrier Q64






68 Pin Windowed PGA Ceramic R68






16 Lead Molded SOIC S1






18 Lead Molded SOIC S3




20 Lead Molded SOIC S5






24 Lead Molded SOIC S13




28 Lead Molded SOIC S21







24 Lead Windowed Cerpack T73




28 Lead Windowed Cerpack T74








24 Lead Molded SOJ V13






28 Lead Molded SOJ V21




20 Lead (300 MIL) Windowed Cerdip W6






24 Lead (600 MIL) Windowed Cerdip W12




24 Lead (300 MIL) Windowed Cerdip W14







28 Lead (600 MIL) Windowed Cerdip W16




40 Lead (600 MIL) Windowed Cerdip W18








28 Lead (300 MIL) Windowed Cerdip W22





Typical Marking for DIP Packages (P and D Type)




0047-1




Package Diagrams for Modules

40 Pin DIP Module HD01




40 Pin Ceramic DIP Module HD02






40 Pin DIP Module HD03




32 Pin DIP Module HD04






48 Pin Ceramic DIP Module HD05




60 Pin Ceramic DIP Module HD06







36 Pin Vertical DIP Module HV01



88 Pin Vertical DIP Module HV02




36 Pin Flat SIP Module PF01







36 Pin SIP Module PS01



40 Pin Plastic SIP Module PS02




30 Pin Plastic SIP PS03






64 Pin Plastic ZIP Module PZ01



60 Pin Plastic ZIP Module PZ02





Direct Sales Offices

California

Cypress Semiconductor Corporate Headquarters 3901 N. First Street San Jose, CA 95134 (408) 943-2600

Telex: 821032 CYPRESS SNJ UD

TWX: 910 997 0753 FAX: 408-943-2741

Cypress Semiconductor 23586 Calabasas Rd., Ste. 201

Calabasas, CA 91302 (818) 884-7800

FAX: (818) 348-6307

Cypress Semiconductor 2151 Michelson Dr., Ste. 240 Irvine, CA 92715 (714) 476-8211

FAX: (714) 476-8317

Cypress Semiconductor 16496 Bernardo Center, Ste. 215

San Diego, CA 92128 (619) 487-9446

FAX: (619) 485-9716

Colorado

Cypress Semiconductor 4851 Independence St., Ste. 189 Wheat Ridge, CO 80033 (303) 424-9000 FAX: (303) 424-0627

Florida

Cypress Semiconductor 10014 N. Dale Mabry Hwy., 101 Tampa, FL 33618 (813) 968-1504 FAX: (813) 468-8474

Cypress Semiconductor 804 E. Church Street Orlando, FL 32801 (407) 422-1890 (407) 841-9927

Illinois

Cypress Semiconductor 1530 E. Dundee Rd., Ste. 190 Palatine, IL 60067 (312) 934-3144 FAX: (312) 934-7364

Maryland

Cypress Semiconductor 5457 Twin Knolls Rd., Ste. 201 Columbia, MD 21045 (301) 740-2087 FAX: (301) 992-5887

Massachusetts

Cypress Semiconductor 2 Dedham Place, Ste. 1 Dedham, MA 02026 (617) 461-1778 FAX: (617) 461-0607

Minnesota

Cypress Semiconductor 14525 Hwy. 7, Ste. 115 Minnetonka, MN 55345 (612) 935-7747 FAX: (612) 935-6982

New York

Cypress Semiconductor 244 Hooker Ave., Ste. B Poughkeepsie, NY 12603 (914) 485-6375

FAX: (914) 485-7103

For the New York Metro area, call: Cypress Semiconductor (215) 639-6663

North Carolina

Cypress Semiconductor 10805 Brass Kettle Rd. Raleigh, NC 27614 (919) 870-0880 FAX: (919) 870-0881

Oregon

Cypress Semiconductor 6950 S.W. Hampton St., Ste. 217 Portland, OR 97223 (503) 684-1112 FAX: (503) 684-1113

Pennsylvania

Cypress Semiconductor 2 Neshaminy Interplex, Ste. 203 Trevose, PA 19047 (215) 639-6663 FAX: (215) 639-9024

Texas

Cypress Semiconductor 333 West Campbell Rd., Ste. 220 Richardson, TX 75080 (214) 437-0496 FAX: (214) 644-4839

Cypress Semiconductor Great Hills Plaza 9600 Great Hills Trail, Ste. 150W Austin, TX 78759 (512) 338-0204 FAX: (512) 338-0865

Cypress Semiconductor Twelve Greenway Plaza Suite 100 Houston, TX 77046 (713) 621-8791 (713) 621-8793

Cypress Semiconductor International

51 Rue du Moulin a Papier, Bte 11 1160 Brussels, Belgium Tel: (32) 02 672 2220 Telex: 64677 CYPINT B FAX: (32) 02 660 0366

Franc

Cypress Semiconductor France Bureaux de Sèvres 72-78 Grande Rue F-92310 Sèvres Tel: (33) 1 453 410 10 Telex: 631606 FAX: (33) 1 453 401 09

Germany

Cypress Semiconductor GmbH Hohenlinder Str. 6 D-8016 Feldkirchen Tel: (49) 089 903 10 71 FAX: (49) 089 903 8427

Japan

Cypress Semiconductor Japan K.K. Fuchu-Minami Bldg., 2F 9052-3, 1-Chome, Fuchu-Cho, Fuchu-Shi, Tokyo, Japan 183 Tel: (81) 423-69-8211 FAX: (81) 423-69-8210

Sweden

Cypress Semiconductor Scandinavia Kanalvagen 17 18330 Taby, Sweden Tel: (46) 8 758-2055 Telex: 15560 TFCS FAX: (46) 8 792-1560

United Kingdom

Cypress Semiconductor U.K. Business & Technology Centre Bessemer Drive, Stevenage Hertfordshire, SG1 2DX Tel: (44) 0438 310 118 Telex: 946240



North American Sales Representatives

Alabama

CSR Electronics 303 Williams Ave., Ste. 931 Huntsville, AL 35801 (205) 533-2444 FAX: 205-536-4031

Arizona

Thom Luke Sales, Inc. 2940 North 67th Place #H Scottsdale, AZ 85251 (602) 941-1901 FAX: (602) 941-4127

California

Cypress Semiconductor Corporate Headquarters 3901 N. First Street San Jose, CA 95134 (408) 943-2600 Telex: 821032 CYPRESS SNJ UD

TWX: 910 997 0753 FAX: 408-943-2741

Cypress Semiconductor 23586 Calabasas Rd., Ste. 201 Calabasas, CA 91302

(818) 884-7800 FAX: (818) 348-6307

Cypress Semiconductor 2151 Michelson Dr., Ste. 240 Irvine, CA 92715 (714) 476-8211 FAX: (714) 476-8317

Cypress Semiconductor 16496 Bernardo Center, Ste. 215 San Diego, CA 92128

(619) 487-9446 FAX: (619) 485-9716

Taarcom 451 N. Bailey Avenue Mountain View, CA 94043 (415) 960-1550

Canada

E.S.P. 447 McLeod St. Unit 3 Ottawa, Ontario K1R 5P5 (613) 236-1221 FAX: (613) 236-7119

E.S.P. 5200 Dixie Road, Ste. 201 Mississauga, Ontario L4W 1E4 (416) 626-8221 FAX: (416) 238-3277

E.S.P. 116 McKee St. Chateauguay, Quebec J6J 3N2

(514) 691-8129 FAX: (514) 691-2726

Colorado

Cypress Semiconductor 4851 Independence St., Ste. 189 Wheat Ridge, CO 80033 (303) 424-9000 FAX: (303) 424-0627

Connecticut

HLM 3 Pembroke Road Danbury, CT 06813 (203) 791-1878 FAX: (203) 791-1876

Delaware

*L. D. Lowery 2801 West Chester Pike Broomall, PA 19008 (215) 356-5300 FAX: (215) 356-8710

Florida

Cypress Semiconductor 10014 N. Dale Mabry Hwy., 101 Tampa, FL 33618 (813) 968-1504 FAX (813) 968-8474

Cypress Semiconductor 804 E. Church Street Orlando, FL 32801 (407) 422-1890 (407) 841-9927

CM Marketing 1435D Gulf to Bay Blvd. Clearwater, FL 34615 (813) 443-6390 FAX: (813) 443-6312

CM Marketing 6091-A Buckeye Ct. Tamarac, FL 33319 (305) 722-9369 FAX: (305) 726-4139

CM Marketing 804 E. Church Street Orlando, FL 32801 (407) 841-9924 FAX: (407) 841-9927

Georgia

CSR Electronics 1651 Mt. Vernon Rd., Ste. 200 Atlanta, GA 30338 (404) 396-3720 FAX: (404) 394-8387

Illinois

Cypress Semiconductor 1530 E. Dundee Rd., Ste. 190 Palatine, IL 60067 (312) 934-3144 FAX: (312) 934-7364 Micro Sales Inc. 54 West Seegers Road Arlington Hts., IL 60005 (312) 956-1000 Telex: 510 6000756

Indiana

599 Industrial Dr. Carmel, IN 46032 (317) 844-8462 FAX: (317) 573-5472 Technology Mktg. Corp. 4630-10 W. Jefferson Blvd. Ft. Wayne, IN 46804-6800

Technology Mktg. Corp.

FAX: (312) 956-0189

Town

(219) 432-5553

FAX: (219) 432-5555

Midwest Tech. Sales 2510 White Eagle Trail S.E. Cedar Rapids, IA 52403 (319) 365-4011 FAX: (319) 362-9832

Kancac

Midwest Tech. Sales 21901 Lavista Goddard, KS 67052 (316) 794-8565

Midwest Tech. Sales 15301 W. 87 Parkway, Ste. 200 Lenexa, KS 66219 (913) 888-5100 FAX: (913) 888-1103

Kentucky

Technology Mktg Corp. 4012 Dupont Circle, Ste. 414 Louisville, KY 40207 (502) 893-1377 FAX: (502) 896-6679

Maryland

Cypress Semiconductor 5457 Twin Knolls Rd., Ste. 201 Columbia, MD 21045 (301) 740-2087 FAX: (301) 992-5887

^{*}This office is a duplicate of the listing that appears under its state of residence.



North American Sales Representatives (Continued)

Massachusetts

Cypress Semiconductor 2 Dedham Place, Ste. 1 Dedham, MA 02026 (617) 461-1778 FAX: (617) 461-0607

Michigan

Techrep 2550 Packard Road Ypsilanti, MI 48197 (313) 572-1950 FAX: (313) 572-0263

Minnesota

Cypress Semiconductor 14525 Hwy. 7, Ste. 115 Minnetonka, MN 55345 (612) 935-7747 FAX: (612) 935-6982

Missouri

Midwest Tech. Sales 1314 Robertridge St. Charles, MO 63303 (314) 441-1012 FAX: (314) 447-3657

Midwest Tech. Sales 4637 Chippewa Way St. Charles, MO 63303 (314) 441-1012 FAX: (314) 447-3657

New Jersey

HLM 1300 Route 46 Parsippany, NJ 07054 (201) 263-1535 FAX: (201) 263-0914

*L. D. Lowery Inc. 2801 West Chester Pike Broomall, PA 19008 (215) 356-5300 FAX: (215) 356-8710

New Mexico

Quatra Associates 9704 Admiral Dewey N.E. Albuquerque, NM 87111 (505) 821-1455

New York

Cypress Semiconductor 244 Hooker Ave., Ste. B Poughkeepsie, NY 12603 (914) 485-6375 FAX: (914) 485-7103

For the New York Metro area, call: Cypress Semiconductor (215) 639-6663

New York

HLM 64 Mariners Lane Northport, NY 11768 (516) 757-1606

Reagan/Compar 3449 St. Paul Blvd. Rochester, NY 14617 (716) 338-3198

Reagan/Compar 41 Woodberry Road New Hartford, NY 13413 (315) 732-3775

Reagan/Compar 42 Winding Brook Drive Fairport, NY 14450 (716) 271-2230

Reagan/Compar 3215 East Main St. P.O. Box 135 Endwell, NY 13760 (607) 754-2171 (607) 754-4270

North Carolina

Cypress Semiconductor 10805 Brass Kettle Rd. Raleigh, NC 27614 (919) 870-0880 FAX: (919) 870-0881

Ohio

K W Electronic Sales, Inc. 8514 North Main Street Dayton, OH 45415 (513) 890-2150 TWX: 510 601-2994 FAX: (513) 890-5408

K W Electronic Sales, Inc. 3645 Warrensville Center #244 Shaker Heights, OH 44122 (216) 491-9177 TWX: 62926868 FAX: (216) 491-9102

Oregon

Cypress Semiconductor 6950 S.W. Hampton St., Ste. 217 Portland, OR 97223 (503) 684-1112 FAX: (503) 684-1113

Pennsylvania

*L. D. Lowery Inc. 2801 West Chester Pike Broomall, PA 19008 (215) 356-5300 FAX: (215) 356-8710

Pennsylvania

Cypress Semiconductor 2 Neshaminy Interplex, Ste. 203 Trevose, PA 19047 (215) 639-6663 FAX: (215) 639-9024

K W Electronic Sales, Inc. 4485 William Flynn Highway Allison Park, PA 15101 (412) 487-4300 TWX: 62926873 FAX: (412) 487-4841

Puerto Rico

ETS Inc. P.O. Box 10758 Caparra Heights Station San Juan, P.R. 00922 (809) 798-1300 FAX: (809) 798-3661

South Carolina

*Cypress Semiconductor 5457 Twin Knolls Rd., Ste. 201 Columbia, MD 21045 (301) 740-2087 FAX: (301) 992-5887

Tennessee

CSR Electronics 4314 Woodlawn Pike Knoxville, TN 37920 (615) 577-1317 FAX: (615) 577-1306

Texas

Cypress Semiconductor 333 W. Campbell Rd #220 Richardson, TX 75080 (214) 437-0496 FAX: (214) 644-4839

Cypress Semiconductor Great Hills Plaza 9600 Great Hills Trail, Ste. 150W Austin, TX 78759 (512) 338-0204 FAX: (512) 338-0865

Cypress Semiconductor Twelve Greenway Plaza Suite 100 Houston, TX 77046 (713) 621-8791 (713) 621-8793

Southern States Marketing 1143 Rockingham, Ste. 106 Richardson, TX 75080 (214) 238-7500 FAX: (214) 231-7662

Southern States Marketing 400 E. Anderson Lane, Ste. 111 Austin, TX 78752 (512) 835-5822

FAX: (512) 835-1404

^{*}This office is a duplicate of the listing that appears under its state of residence.



North American Sales Representatives (Continued)

Utah

Sierra Technical Sales 4700 South 900 East 3-150 Salt Lake City, UT 84117 (801) 566-9719

Virginia

*Cypress Semiconductor 5457 Twin Knolls Rd., Ste. 201 Columbia, MD 21045 (301) 740-2087 FAX: (301) 992-5887

Washington

Electronic Sources 1603 116th Ave. NE Suite 115 Bellevue, WA 98004 (206) 451-3500 FAX: (206) 451-1038

FAX: (301) 992-5887

Washington, D.C.

*Cypress Semiconductor 5457 Twin Knolls Rd., Ste. 201 Columbia, MD 21045 (301) 740-2087

Wisconsin

Micro Sales Inc. N. 81 W. 12920 Leon Rd., Ste. 115 Menomonee Falls, WI 53051 (414) 251-0151 FAX: (414) 251-4720

^{*}This office is a duplicate of the listing that appears under its state of residence.



nternational Sales Representatives

ypress Semiconductor International

51 Rue du Moulin a Papier, Bte 11 1160 Brussels, Belgium Tel: (32) 2 672 2220

Telex: 64677 CYPINT B FAX: (32) 2 660 0366

ustria

Hitronik Vertriebs GmBH St. Veitgasse 51 A-1130 Wien, Austria Tel: (43) 02 22 824199 Telex: 133 404 HIT A

FAX: (43) 02 22 826 440

Belgium

Cypress Semiconductor 51 Rue du Moulin a Papier, Bte 11 1160 Brussels, Belgium Tel: (32) 02-672-2220 Telex: 64677 CYPINT B

FAX: (32) 02 660-0366

Denmark
A/S Nordisk Electronik

Transformervej 17 DK-2730 Herlev Tel: (45) 02 842000 Telex: 35200 NORDEL DK FAX: (45) 02 921552

Finland

OY Fintronic AB Melkonkatu 24 A SF-00210 Helsinki Tel: (358) 0-6926022 Telex: 124224 FTRON SF FAX: (358) 0-674886

France

Cypress Semiconductor France Bureaux de Sèvres 72 78 Grande Rue F-92310 Sèvres Tel. (33) 1 453 410 10 Telex: 631606

FAX: (33) 1 453 401 09 Newtek 8 Rue de L'Esterel, Silic 583 F-94663 Rungis Cedex

Tel: (33) 1 4687 2200 Telex: 263046 F FAX: (33) 01 4687 8049

Germany

Cypress Semiconductor GmbH Hohenlindner Str. 6 D-8016 Feldkirchen Tel. (49) 089 903 10 71 FAX: (49) 089 903 8427 Germany

API Electronik GmbH Lorenz-Braren-Str 32 D-8062 Markt, Indersdorf Tel: (49) 8136 5978

Telex: 527 0505 FAX: (49) 8136 7398

Astek GmbH Gottlieb-Daimler-Str. 7 D-2358 Kaltenkirchen Tel: (49) 4191 8711 Telex: 2180120 ASK D

FAX: (49) 4191 8249 Metronik GmbH

Leonhardsweg 2, Postfach 1328 D-8025 Unterhaching b. Munich Tel: (49) 89-611080

Telex: 17 897434 METRO D

FAX: (49) 89 611 6468

Metronik GmbH Laufamholzstraße 118 D-8500 Nürnberg Tel: (49) 9 11 59 00 61 Telex: 6 26 205

Metronik GmbH Löwenstraβe 37 D-7000 Stuttgart 70 Tel: (49) 7 11 76 40 33 Telex: 7 255 228

FAX: (49) 0711 765 5181

Metronik GmbH Siemensstraβe 4-6 D-6805 Heddesheim Tel: (49) 62 03 47 01 Telex: 4 65 035

Metronik GmbH Semerteichstraβe 92 D-4600 Dortmund 30 Tel: (49) 2 31 42 30 37 Telex: 8 227 082

FAX: (49) 02 31-41 82 32

Metronik GmbH Buckhorner Moor 81 D-2000 Norderstedt bei Hamburg Tel: (49) 040 522 8091 Telex: 2 162 488

FAX: (49) 040 522 8093 Hong Kong

Tekcomp Electronics 1603 Bank Centre 636 Nathan Road Kowloon, Hong Kong Tel: (852) 3 710 9220 Telex: 38513 TEKHL

FAX: (852) 3 710 9220

Israel

Talviton Electronics PO Box 21104, 9 Biltmore Street Tel Aviv 61 210 Tel: (972) 3 444572 Telex: 33400 VITKO

FAX: (972) 3 455626

Italy

Cramer Italia s.p.a. 134, Via C. Colombo I-00147 Roma Tel: (39) 6 517 981 Telex: 611517 Cramer I FAX: (39) 6 514 0722

Dott.Ing. Giuseppe De Mico s.p.a. V. Le Vittorio Veneto, 8 I-20060 Cassina d'Pecchi Milano Tel: (39) 2 95 20 551

Telex: 330869 DEMICO I FAX: (39) 2 952 2227

Japan

Cypress Semiconductor Japan K.K. Fuchu-Minami Bldg., 2F 9052-3, 1-Chome, Fuchu-Cho, Fuchu-Shi, Tokyo, Japan 183 Tel: (81) 423-69-8211 FAX: (81) 423-69-8210

Tomen Electronics Corp. 2-1-1 Uchisaiwai-Cho, Chiyoda-Ku Tokyo, Japan 100

Tel: (81) 3 506 3670 Telex: 23548 TMELCA FAX: (81) 3 506 3497

C. Itoh Techno-Science Co. Ltd. 8-1, 4-Chome, Tsuchihashi, Miyamae-ku, Kawasaki-shi, Kanagawa, Japan 213 Tel: (81) 44-852-5121 Telex: 3842272CTCEC J FAX: (81) 44-877-4268

Korea

Hanaro Corporation Room 705, Hanam Bldg. 44-27, Yoido-Dong Yongdungpo-ku, Seoul 150-010 Korea Tel: (82) 02-784-1144 Telex: K26878 Hanaro

Norway

Nordisk Elektronikk A/S Smedsvingen 4, PO Box 123 N-1364 Hvalstad Tel: (47) 2 846 210

Telex: 77546 NENAS N FAX: (47) 2 846 545

FAX: (82) 02-785-0157



International Sales Representatives (Continued)

Singapore

Desner Electronics 190, Middle Rd. #16-07 Fortune Center, Singapore 0718 Tel: (65) 337 3188

FAX: (65) 337 3180

Comelta S.A. Emilio Munoz, 41 Nave 1-1-2 E-Madrid 17 Tel: (34) 1 754 3001 Telex: 42007 CETA E FAX: (34) 1 754 2151

Comelta S.A. Pedro IV 8 4-5 Planta 08005 Barcelona Tel: (34) 3007 7128

Sweden

Cypress Semiconductor Scandinavia Kanalvagen 17 18330 Taby, Sweden Tel: (46) 8 768-0530 FAX: (46) 8 758-2323

Nordisk Electronik AB PO Box 36 Torshamnsgatan 39 S-164 93 Kista Tel: (46) 8 703 4630 Telex: 10547 Nortron S

FAX: (46) 8 703 9845

Switzerland

Baerlocher AG Forrlibuckstrasse 150 CH-8005 Zurich Tel: (41) 1 429 900 Telex: 822762 BAEZ CH FAX: (41) 1 445 023

Taiwan R.O.C.

Prospect Technology Corp. 5, Lane 55, Long-Chiang Road Tel: (886) 2 721 9533 Telex: 14391 PROSTECH FAX: (886) 2 773 3756

The Netherlands

Semicon B.V. Gulberg 33 NL-5672 AD Nuenen Tel: (31) 040 837 075 Telex: 59418 INTRA NL FAX: (31) 040 838 635

United Kingdom

Cypress Semiconductor U.K. Business & Technology Centre Bessemer Drive, Stevenage Hertfordshire, SG1 2DX Tel: (44) 0438 310 118

Telex: 946240

City Gate House 399-425 Eastern Avenue Gants Hill Ilford, Essex IG2 6LR Tel: (44) 01 554 6222 Telex: 8954213 PRONTO G FAX: (44) 01 518 3222

Pronto Electronic System LTD.

Ambar Cascom Ltd. Rabans Close Aylesbury Bucks HP19 3R5 Tel: (44) 0296 434 141

Telex: 837427

FAX: (44) 0296 296 70



Distribution

rrow Electronics:

lahama

Huntsville, AL 35816 (205) 837-6955

rizona

Phoenix, AZ 85040 (602) 437-0750

alifornia

Chatsworth, CA 91311 (818) 701-7500

San Diego, CA 92123 (619) 565-4800

Sunnyvale, CA 94089 (408) 745-6600

Tustin, CA 92680 (714) 838-5422

anada

Mississauga, Ontario L5T1H3 (416) 672-7769

Montreal, Quebec H4P1W1 (514) 735-5511

Neapean, Ontario K2E7W5 (613) 226-6903

Quebec, Quebec G1N2C9 (418) 687-4231

lolorado

Englewood, CO 80112 (303) 790-4444

Connecticut

Wallingford, CT 06492 (203) 265-7741

lorida

Deerfield Beach, FL 33441 (305) 429-8200

Lake Mary, FL 32746 (407) 323-0252

Georgia

Norcross, GA 30071 (404) 449-8252

Illinois

Itasca, IL 60143 (312) 250-0500

Indiana

Indianapolis, IN 46241 (317) 243-9353

Kansa

Lenexa, KS 66214 (913) 541-9542

Maryland

Columbia, MD 21046 (301) 995-6002

Massachusetts

Wilmington, MA 01887 (617) 658-0900

Michigan

Ann Arbor, MI 48108 (313) 971-8220

Grand Rapids, MI 49508 (616) 243-0912

Minnesota

Edina, MN 55435 (612) 830-1800

New Hampshire

Manchester, NH 03103 (603) 668-6968

New Mexico

Albuquerque, NM 87106 (505) 243-4566

New Jersey

Parsippany, NJ 07054 (201) 538-0900

New York

Rochester, NY 14623 (716) 427-0300

Hauppauge, NY 11788 (516) 231-1000

Marlton, NY 08053 (609) 596-8000

North Carolina

Raleigh, NC 27604 (919) 876-3132

Ohio

Centerville, OH 45459 (513) 435-5563 Solon, OH 44139 (216) 248-3990

Oklahoma

Tulsa, OK 74146 (918) 252-7537

Oregon

Beaverton, OR 97006 (503) 645-6456

Pennsylvania

Monroeville, PA 15146 (412) 856-7000

Texas

Austin, TX 78758 (512) 835-4180

Carrollton, TX 75006 (214) 380-6464

Houston, TX 77099 (713) 530-4700

Washington

Kent, WA 98032 (206) 575-4420

Wisconsin

Brookfield, WI 53005 (414) 792-0150



Distribution (Continued)

Marshall Industries:

Alabama

Huntsville, AL 35801 (205) 881-9235

Arizona

Phoenix, AZ 85044 (602) 496-0290

California

Marshall Industries, Corp. Headquarters El Monte, CA 91731-3004 (818) 459-5500

Irvine, CA 92718 (714) 458-5301

Chatsworth, CA 91311 (818) 407-4100

Rancho Cordova, CA 95670 (916) 635-9700

San Diego, CA 92131 (619) 578-9600

Milpitas, CA 95035 (408) 942-4600

Canada

Montreal, Ontario (514) 848-9112

Ottawa, Ontario (613) 564-0166

Colorado

Thornton, CO 80241 (303) 451-8383

Connecticut

Wallingford, CT 06492-0200 (203) 265-3822

Florida

Ft. Lauderdale, FL 33309 (305) 977-4880

Altamonte, FL 32701 (305) 767-8585

St. Petersburg, FL 33716 (813) 576-1399

Georgia

Norcross, GA 30093 (404) 923-5750

Illinois

Schaumburg, IL 60173 (312) 490-0155

Indiana

Indianapolis, IN 46278 (317) 297-0483

Kansas

Lenexa, KS 66214 (913) 492-3121

Maryland

Silver Spring, MD 20910 (301) 622-1118

Massachusetts

Wilmington, MA 01887 (617) 658-0810

Michigan

Livonia, MI 48150 (313) 525-5850

Minnesota

Plymouth, MN 55441 (612) 559-2211

Missouri

Bridgeton, MO 63044 (314) 291-4650

New Jersey

Fairfield, NJ 07006 (201) 882-0320

Mt. Laurel, NJ 08054 (609) 234-9100

New York

Johnson City, NY 13790 (607) 798-1611

Hauppauge, LI, NY 11788 (516) 273-2424

Rochester, NY 14624 (716) 235-7620

North Carolina

Raleigh, NC 27604 (919) 878-9882

Ohio

Solon, OH 44139 (216) 248-1788

Dayton, OH 45414 (513) 898-4480

Oregon

Beaverton, OR 97005 (503) 644-5050

Pennsylvania

Mt. Laurel, NJ 08054 (609) 234-9100

Pittsburgh, PA 15238 (412) 963-0441

Texas

Austin, TX 78754 (512) 837-1991 Carrollton, TX 75006 (214) 233-5200

Houston, TX 77040 (713) 895-9200

Utah

Salt Lake City, UT 84115 (801) 485-1551

Washington

Bothell, WA 98011 (206) 486-5747

Wisconsin

Waukesha, WI 53186 (414) 797-8400



Distribution (Continued)

Semad:

Canada

Toronto

Markham, Ontario L3R 4Z4 (416) 475-3922

FAX: 416-475-4158

Montreal

Pointe Claire, Quebec H9R 427 (514) 694-0860 1-800-363-6610

FAX: 514-694-0965

Ottawa

Ottawa, Ontario K2C 0R3

(613) 727-8325

FAX: (613) 727-9489

Vancouver

Burnaby, B.C. V3N 4S9 (604) 420-9889 1-800-663-8956

FAX: (604) 420-0124

Calgary

Calgary, Alberta T2H 2S8

(403) 252-5664 FAX: 403-255-0966

Cypress Electronics:

Santa Clara, CA 95050 (408) 980-2500

Falcon Electronics:

Hauppauge, LI, NY 11788 (516) 724-0980

Framingham, MA 01701 (617) 520-0323

Milford, CT 06460 (203) 878-5272

Anthem Electronics, Inc.:

Tempe, AZ 85281 (602) 966-6600

Chatsworth, CA 91311 (818) 700-1000

East Irvine, CA 92718 (714) 768-4444

Sacramento, CA 95834 (916) 624-9744

San Jose, CA 95131 (408) 295-4200

San Diego, CA 92121 (619) 453-9005

Englewood, CO 80112 (303) 790-4500

Meriden, CT 06450 (203) 237-2282

Clearwater, FL 34623 (813) 796-2900

Norcross, GA 30093 (404) 381-0866

Elk Grove Village, IL 60007 (312) 640-6066

Wilmington, MA 01887 (508) 657-5170

Columbia, MD 21045 (301) 995-6640

Eden Prairie, MN 55344 (612) 944-5454

Fairfield, NJ 07006 (201) 227-7960

Hauppauge, NY 11787 (516) 273-1660

Worthington, OH 43085 (614) 888-9707

Beaverton, OR 97005 (503) 603-1114

Horsham, PA 19044 (215) 443-5150

Richardson, TX 75081 (214) 238-7100

Salt Lake City, UT 84119 (801) 973-8555

Redmond, WA 98052 (206) 881-0850

Zeus Components, Inc.:

Agoura Hills, CA 91301 (818) 889-3838

Yorba Linda, CA 92686 (714) 921-9000

San Jose, CA 95131 (408) 998-5121

Oviedo, FL 32765 (305) 365-3000

Lexington, MA 02173 (617) 863-8800

Columbia, MD 21045 (301) 997-1118

Port Chester, NY 10573 (914) 937-7400

Ronkonkoma, NY 11779 (516) 737-4500

Dayton, OH 45439 (513) 293-6162

Richardson, TX 75081 (214) 783-7010

Quality Components:

Atlanta, GA 30071 (404) 449-9508

Raleigh, NC 27604 (919) 876-7767

Tulsa, OK 74129 (918) 664-8812

Addison, TX 75001 (214) 733-4300

Austin, TX 78758 (512) 835-0220

Sugarland, TX 77478 (713) 240-2255



Cypress Semiconductor 3901 North First Street San Jose, CA 95134 (408) 943-2600